loadpatents
Patent applications and USPTO patent grants for Taiwan Semiconductor Manufacturing.The latest application filed is for "metal gate isolation structure and method forming same".
Patent | Date |
---|---|
Self aligned via and method for fabricating the same Grant 10,879,120 - Chen , et al. December 29, 2 | 2020-12-29 |
FinFET and method of fabrication thereof Grant 10,516,051 - Ching , et al. Dec | 2019-12-24 |
Metal Gate Isolation Structure and Method Forming Same App 20180204836 - Lin; Chih-Han ;   et al. | 2018-07-19 |
Vertical tunnel field effect transistor (FET) Grant 8,916,927 - Bhuwalka , et al. December 23, 2 | 2014-12-23 |
Voltage Regulator App 20140266118 - CHERN; Chan-Hong ;   et al. | 2014-09-18 |
Laminar Flow Intake Channeling Device App 20140251926 - Cheng; Ya-Ling ;   et al. | 2014-09-11 |
Resistive Random Access Memory (rram) Structure And Method Of Making The Rram Structure App 20140175365 - CHANG; Chih-Yang ;   et al. | 2014-06-26 |
Polishing System And Polishing Method App 20140162534 - LIN; Shih-Chi ;   et al. | 2014-06-12 |
Delay Locked Loop App 20140145771 - NUMMER; Muhammad ;   et al. | 2014-05-29 |
Jog Design in Integrated Circuits App 20140138750 - Wu; Tsung-Lin ;   et al. | 2014-05-22 |
Switch Circuit And Method Of Operating The Switch Circuit App 20140132333 - JIN; Jun-De ;   et al. | 2014-05-15 |
Magnetoresistive Tunnel Junction App 20140131652 - Yu; Chwen | 2014-05-15 |
Semiconductor Structure And Semiconductor Fabricating Process For The Same App 20140131883 - HUANG; Tsung-Min ;   et al. | 2014-05-15 |
Integrated Electro-microfluidic Probe Card, System And Method For Using The Same App 20140134748 - LIU; Yi-Shao ;   et al. | 2014-05-15 |
Method For Forming Epitaxial Feature App 20140134818 - Cheng; Yu-Hung ;   et al. | 2014-05-15 |
Integrated Transmitter And Receiver Front End Module, Transceiver, And Related Method App 20140128009 - YEH; En-Hsiang ;   et al. | 2014-05-08 |
Package-on-package Structure Including A Thermal Isolation Material And Method Of Forming The Same App 20140124955 - CHEN; Meng-Tse ;   et al. | 2014-05-08 |
Method of Reducing Parasitic Mismatch App 20140130001 - Huang; Char-Ming ;   et al. | 2014-05-08 |
Hybrid Bonding Mechanisms For Semiconductor Wafers App 20140117546 - LIU; Ping-Yin ;   et al. | 2014-05-01 |
Method of Semiconductor Integrated Circuit Fabrication App 20140120717 - Huang; Chien-Hua ;   et al. | 2014-05-01 |
Reticle Pod App 20140116920 - Lee; Tsung-Yen ;   et al. | 2014-05-01 |
Method For Improving Resist Pattern Peeling App 20140120459 - Liu; Yu-Lin ;   et al. | 2014-05-01 |
Reference Voltage Regulator For Edram With Vss-sensing App 20140119134 - Nummber; Muhammad ;   et al. | 2014-05-01 |
Apparatus and Method for Forming Semiconductor Contacts App 20140110755 - Colinge; Jean-Pierre | 2014-04-24 |
Semiconductor Structure And Method Of Generating Masks For Making Integrated Circuit App 20140103545 - LEE; Hui Yu ;   et al. | 2014-04-17 |
Resistance Variable Memory Structure And Method Of Forming The Same App 20140091271 - TU; Kuo-Chi | 2014-04-03 |
Novel Three Dimensional Integrated Circuits Stacking Approach App 20140091473 - LEN; Jing-Cheng ;   et al. | 2014-04-03 |
Thermal Analysis of Integrated Circuit Packages App 20140089876 - Fu; Chung-Min ;   et al. | 2014-03-27 |
Multiple Bitcells Tracking Scheme Semiconductor Memory Array App 20140085993 - TAO; Derek C. ;   et al. | 2014-03-27 |
Method Of Semiconductor Integrated Circuit Fabrication App 20140084469 - Lee; Ming Han ;   et al. | 2014-03-27 |
Adhesion Promoter Apparatus and Method App 20140084421 - Tseng; Chun-Hao ;   et al. | 2014-03-27 |
Packaging Devices and Methods App 20140077369 - Liang; Shih-Wei ;   et al. | 2014-03-20 |
3D IC and 3D CIS Structure App 20140077386 - Kuang; Hsun-Chung | 2014-03-20 |
Elevated Photodiode with a Stacked Scheme App 20140035083 - Wan; Meng-Hsun ;   et al. | 2014-02-06 |
Integrated Circuits Having Dummy Gate Electrodes And Methods Of Forming The Same App 20130093028 - HUANG; Mei-Hui ;   et al. | 2013-04-18 |
Method For Dummy Metal And Dummy Via Insertion App 20130097571 - LIU; Hung-Yi ;   et al. | 2013-04-18 |
Method For Fabricating A Finfet Device App 20130071980 - Lin; Hsien-Hsin ;   et al. | 2013-03-21 |
Adaptive Write Bit Line And Word Line Adjusting Mechanism For Memory App 20130070550 - CHENG; Hank ;   et al. | 2013-03-21 |
Weak Bit Compensation For Static Random Access Memory App 20130051130 - LEE; Cheng Hung | 2013-02-28 |
Self-aligned Protection Layer For Copper Post Structure App 20130049194 - LIU; Chung-Shi ;   et al. | 2013-02-28 |
Sense Amplifier Scheme For Low Voltage Sram And Register Files App 20130044556 - UPPUTURI; Bharath | 2013-02-21 |
Method And System For Exposure Of A Phase Shift Mask App 20130040242 - Chen; Chih-Ming ;   et al. | 2013-02-14 |
Method For Making A Disilicide App 20130034944 - NIEH; Chun-Wen ;   et al. | 2013-02-07 |
Integrated Circuits, Systems, And Methods For Reducing Leakage Currents In A Retention Mode App 20130028008 - CHEN; Yen-Huei ;   et al. | 2013-01-31 |
Dual Metal For A Backside Package Of Backside Illuminated Image Sensor App 20130026467 - Chuang; Chun-Chieh ;   et al. | 2013-01-31 |
Dual Rail Memory App 20130028040 - TAO; Derek C. ;   et al. | 2013-01-31 |
SOI devices and methods for fabricating the same Grant 7,550,795 - Cheng , et al. June 23, 2 | 2009-06-23 |
Method of damascene process flow Grant 6,960,496 - Chen , et al. November 1, 2 | 2005-11-01 |
Salicided MOS device and one-sided salicided MOS device, and simultaneous fabrication method thereof Grant 6,897,504 - Yaung , et al. May 24, 2 | 2005-05-24 |
Daily target generation and machine allocation with priority Grant 5,826,238 - Chen , et al. October 20, 1 | 1998-10-20 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.