Tai; Gwo-Chung

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tai; Gwo-Chung.The latest application filed is for "system and method for phase-locked loop (pll) for high-speed memory interface (hsmi)".

Company Profile

0.6.6

Tai; Gwo-Chung - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method for phase-locked loop (PLL) for high-speed memory interface (HSMI) Grant 7,659,783 - Tai February 9, 2	2010-02-09
Integrated circuit devices with high and low voltage components and processes for manufacturing these devices Grant 7,635,618 - Lin , et al. December 22, 2	2009-12-22
System And Method For Phase-locked Loop (pll) For High-speed Memory Interface (hsmi) App 20090021310 - TAI; Gwo-Chung	2009-01-22
Mutual-interpolating Delay-locked Loop For High-frequency Multiphase Clock Generation App 20080036514 - Tai; Gwo-Chung	2008-02-14
In-loop duty corrector delay-locked loop for multiphase clock generation Grant 7,330,059 - Tai , et al. February 12, 2	2008-02-12
Mutual-interpolating delay-locked loop for high-frequency multiphase clock generation Grant 7,323,918 - Tai January 29, 2	2008-01-29
In-loop duty corrector delay-locked loop for multiphase clock generation App 20070046345 - Tai; Gwo-Chung ; et al.	2007-03-01
Integrated circuit devices with high and low voltage components and processes for manufacturing these devices App 20060046362 - Lin; Xi-Wei ; et al.	2006-03-02
Integrated circuit devices with high and voltage components and processes for manufacturing these devices App 20040207026 - Lin, Xi-Wei ; et al.	2004-10-21
Integrated circuit devices with high and low voltage components and processes for manufacturing these devices Grant 6,743,679 - Lin , et al. June 1, 2	2004-06-01
FIR filter architecture for 100Base-TX receiver Grant 6,614,842 - Chou , et al. September 2, 2	2003-09-02
Integrated circuit devices with high and low voltage components and processes for manufacturing these devices App 20020164846 - Lin, Xi-Wei ; et al.	2002-11-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.