Tai; Akira

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tai; Akira.The latest application filed is for "formation method of metallic electrode of semiconductor device and metallic electrode formation apparatus".

Company Profile

0.10.10

Tai; Akira - Okazaki N/A JP
Tai; Akira - Okazaki-city JP
Tai; Akira - Hachioji JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device having semiconductor chip and metal plate Grant 8,441,122 - Fukuoka , et al. May 14, 2	2013-05-14
Semiconductor device and method of patterning resin insulation layer on substrate of the same Grant 8,405,218 - Tomisaka , et al. March 26, 2	2013-03-26
Formation method of metallic electrode of semiconductor device and metallic electrode formation apparatus Grant 8,263,490 - Tomisaka , et al. September 11, 2	2012-09-11
Manufacturing Method Of Semiconductor Device App 20110207264 - TOMISAKA; Manabu ; et al.	2011-08-25
Formation method of metallic electrode of semiconductor device and metallic electrode formation apparatus App 20110207241 - Tomisaka; Manabu ; et al.	2011-08-25
Semiconductor Device And Method Of Patternning Resin Insulation Layer On Substrate Of The Same App 20110198733 - Tomisaka; Manabu ; et al.	2011-08-18
Semiconductor device having first and second insulation separation regions Grant 7,906,829 - Tai March 15, 2	2011-03-15
Semiconductor device having semiconductor chip and metal plate and method for manufacturing the same App 20110042741 - Fukuoka; Daisuke ; et al.	2011-02-24
Nonvolatile semiconductor memory device and method of erasing and programming the same Grant 7,796,442 - Katada , et al. September 14, 2	2010-09-14
Nonvolatile semiconductor memory device and method of erasing and programming the same App 20080239817 - Katada; Mitsutaka ; et al.	2008-10-02
Semiconductor device having first and second insulation separation regions App 20060278950 - Tai; Akira	2006-12-14
Semiconductor device having SOI construction Grant 7,105,910 - Ishio , et al. September 12, 2	2006-09-12
Easily crack checkable semiconductor device App 20060071284 - Tai; Akira ; et al.	2006-04-06
Bipolar transistor having multiple interceptors App 20050189617 - Mizuno, Shoji ; et al.	2005-09-01
Semiconductor device having SOI construction App 20050110116 - Ishio, Seiichiro ; et al.	2005-05-26
Non-volatile semiconductor storage device having conductive layer surrounding floating gate Grant 6,818,942 - Tai , et al. November 16, 2	2004-11-16
Non-volatile semiconductor storage device having conductive layer surrounding floating gate App 20030136987 - Tai, Akira ; et al.	2003-07-24
Fixing device with pulling rollers Grant 5,325,164 - Tai , et al. June 28, 1	1994-06-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.