loadpatents
Patent applications and USPTO patent grants for Syzdek; Ronald J..The latest application filed is for "sector retirement for split-gate memory".
Patent | Date |
---|---|
Memory reads of weight values Grant 10,825,512 - Baker, Jr. , et al. November 3, 2 | 2020-11-03 |
Split-gate memory having sector retirement with reduced current and method therefor Grant 9,837,161 - Muller , et al. December 5, 2 | 2017-12-05 |
Sector Retirement For Split-gate Memory App 20170263324 - MULLER; GILLES ;   et al. | 2017-09-14 |
Scalable split gate memory cell array Grant 9,685,339 - Yater , et al. June 20, 2 | 2017-06-20 |
Common source architecture for split gate memory Grant 9,536,614 - Muller , et al. January 3, 2 | 2017-01-03 |
Common Source Architecture For Split Gate Memory App 20160314846 - MULLER; Gilles J. ;   et al. | 2016-10-27 |
Multibit sense amplifier calibration Grant 9,218,889 - Akhter , et al. December 22, 2 | 2015-12-22 |
Biasing split gate memory cell during power-off mode Grant 9,111,639 - Hong , et al. August 18, 2 | 2015-08-18 |
Smart charge pump configuration for non-volatile memories Grant 9,111,629 - Cunningham , et al. August 18, 2 | 2015-08-18 |
Sector-based regulation of program voltages for non-volatile memory (NVM) systems Grant 9,013,927 - Cunningham , et al. April 21, 2 | 2015-04-21 |
Sector-based Regulation Of Program Voltages For Non-volatile Memory (nvm) Systems App 20150103602 - Cunningham; Jeffrey C. ;   et al. | 2015-04-16 |
Control gate word line driver circuit for multigate memory Grant 8,971,147 - Muller , et al. March 3, 2 | 2015-03-03 |
Programming a split gate bit cell Grant 8,885,403 - Hong , et al. November 11, 2 | 2014-11-11 |
Biasing Split Gate Memory Cell During Power-off Mode App 20140321213 - HONG; CHEONG MIN ;   et al. | 2014-10-30 |
Scalable Split Gate Memory Cell Array App 20140319593 - YATER; Jane A. ;   et al. | 2014-10-30 |
Programming A Split Gate Bit Cell App 20140211559 - Hong; Cheong M. ;   et al. | 2014-07-31 |
Control Gate Word Line Driver Circuit For Multigate Memory App 20140119132 - MULLER; GILLES ;   et al. | 2014-05-01 |
Configurable multistage charge pump using a supply detect scheme Grant 8,704,587 - Ramanan , et al. April 22, 2 | 2014-04-22 |
Configurable Multistage Charge Pump Using A Supply Detect Scheme App 20140022005 - Ramanan; Karthik ;   et al. | 2014-01-23 |
Emulated Electrically Erasable Memory Having An Address Ram For Data Stored In Flash Memory App 20130346680 - Scouller; Ross S. ;   et al. | 2013-12-26 |
Smart Charge Pump Configuration For Non-volatile Memories App 20130265828 - Cunningham; Jeffrey C. ;   et al. | 2013-10-10 |
Read conditions for a non-volatile memory (NVM) Grant 8,310,877 - Cunningham , et al. November 13, 2 | 2012-11-13 |
Read Conditions For A Non-volatile Memory (nvm) App 20120176844 - Cunningham; Jeffrey C. ;   et al. | 2012-07-12 |
Memory device with adjustable read reference based on ECC and method thereof Grant 7,865,797 - Eguchi , et al. January 4, 2 | 2011-01-04 |
Non-volatile memory with reduced charge fluence Grant 7,843,730 - Syzdek November 30, 2 | 2010-11-30 |
Method for electrically trimming an NVM reference cell Grant 7,782,664 - Gasquet , et al. August 24, 2 | 2010-08-24 |
Read reference technique with current degradation protection Grant 7,742,340 - Mu , et al. June 22, 2 | 2010-06-22 |
Electronic device including a nonvolatile memory array and methods of using the same Grant 7,668,018 - Syzdek , et al. February 23, 2 | 2010-02-23 |
Bit cell reference device and methods thereof Grant 7,649,781 - Syzdek , et al. January 19, 2 | 2010-01-19 |
Method For Electrically Trimming An Nvm Reference Cell App 20090296464 - Gasquet; Horacio P. ;   et al. | 2009-12-03 |
Programming a memory device having error correction logic Grant 7,624,329 - Syzdek , et al. November 24, 2 | 2009-11-24 |
Read Reference Technique With Current Degradation Protection App 20090231925 - Mu; Fuchen ;   et al. | 2009-09-17 |
Memory device with retained indicator of read reference level Grant 7,564,716 - Syzdek , et al. July 21, 2 | 2009-07-21 |
Non-volatile Memory With Reduced Charge Fluence App 20090180334 - SYZDEK; RONALD J. | 2009-07-16 |
Electrical Erasable Programmable Memory Transconductance Testing App 20090168541 - Eguchi; Richard K. ;   et al. | 2009-07-02 |
Electrical erasable programmable memory transconductance testing Grant 7,545,679 - Eguchi , et al. June 9, 2 | 2009-06-09 |
Electronic Device Including A Nonvolatile Memory Array And Methods Of Using The Same App 20080247255 - Syzdek; Ronald J. ;   et al. | 2008-10-09 |
Memory Device With Retained Indicator Of Read Reference Level App 20080117685 - Syzdek; Ronald J. ;   et al. | 2008-05-22 |
Memory Device With Adjustable Read Reference Based On Ecc And Method Thereof App 20080120526 - Eguchi; Richard K. ;   et al. | 2008-05-22 |
Programming A Memory Device Having Error Correction Logic App 20080072117 - Syzdek; Ronald J. ;   et al. | 2008-03-20 |
Bit cell reference device and methods thereof App 20080043525 - Syzdek; Ronald J. ;   et al. | 2008-02-21 |
Non-volatile memory cell array for improved data retention and method of operating thereof Grant 7,259,999 - Syzdek , et al. August 21, 2 | 2007-08-21 |
Non-volatile memory cell array for improved data retention and method of operating thereof App 20070091690 - Syzdek; Ronald J. ;   et al. | 2007-04-26 |
Current controlled multi-state parallel test for semiconductor device Grant 6,615,391 - Brown , et al. September 2, 2 | 2003-09-02 |
Current controlled multi-state parallel test for semiconductor device App 20020080668 - Brown, Brian L. ;   et al. | 2002-06-27 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.