loadpatents
name:-0.033226013183594
name:-0.033658981323242
name:-0.011088848114014
Swanson; Jeffrey C. Patent Filings

Swanson; Jeffrey C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Swanson; Jeffrey C..The latest application filed is for "memory transaction queue bypass based on configurable address and bandwidth conditions".

Company Profile
8.28.33
  • Swanson; Jeffrey C. - Sunnyvale CA
  • Swanson; Jeffrey C. - Clay NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory Transaction Queue Bypass Based On Configurable Address And Bandwidth Conditions
App 20220179797 - Swanson; Jeffrey C. ;   et al.
2022-06-09
High Performance Interconnect
App 20220114122 - Safranek; Robert J. ;   et al.
2022-04-14
High performance interconnect
Grant 11,269,793 - Safranek , et al. March 8, 2
2022-03-08
High Performance Interconnect
App 20210117350 - Safranek; Robert J. ;   et al.
2021-04-22
High Performance Interconnect
App 20200356502 - Safranek; Robert J. ;   et al.
2020-11-12
High Performance Interconnect
App 20190391939 - Safranek; Robert J. ;   et al.
2019-12-26
High performance interconnect link layer
Grant 10,365,965 - Willey , et al. July 30, 2
2019-07-30
High performance interconnect link layer
Grant 10,360,098 - Willey , et al.
2019-07-23
High performance interconnect
Grant 10,248,591 - Safranek , et al.
2019-04-02
Multislot link layer flit wherein flit includes three or more slots whereby each slot comprises respective control field and respective payload field
Grant 10,204,064 - Willey , et al. Feb
2019-02-12
Early identification in transactional buffered memory
Grant 10,198,379 - Morris , et al. Fe
2019-02-05
High performance interconnect physical layer
Grant 10,146,733 - Iyer , et al. De
2018-12-04
Control messaging in multislot link layer flit
Grant 10,140,240 - Willey , et al. Nov
2018-11-27
Packed write completions
Grant 10,061,719 - Morris , et al. August 28, 2
2018-08-28
Multislot Link Layer Flit Wherein Flit Includes Three Or More Slots Whereby Each Slot Comprises Respective Control Field And Respective Payload Field
App 20180143937 - Willey; Jeff ;   et al.
2018-05-24
Early Identification In Transactional Buffered Memory
App 20180060259 - Morris; Brian S. ;   et al.
2018-03-01
High Performance Interconnect Link Layer
App 20180011759 - Willey; Jeff ;   et al.
2018-01-11
Control Messaging In Multislot Link Layer Flit
App 20170308497 - Willey; Jeff ;   et al.
2017-10-26
Multislot link layer flit wherein flit includes three or more slots whereby each slot comprises respective control field and respective payload field
Grant 9,753,885 - Willey , et al. September 5, 2
2017-09-05
Early identification in transactional buffered memory
Grant 9,740,646 - Morris , et al. August 22, 2
2017-08-22
Control messaging in multislot link layer flit
Grant 9,740,654 - Willey , et al. August 22, 2
2017-08-22
High Performance Interconnect Link Layer
App 20170123894 - Willey; Jeff ;   et al.
2017-05-04
High Performance Interconnect
App 20170109315 - Safranek; Robert J. ;   et al.
2017-04-20
High performance interconnect
Grant 9,626,321 - Safranek , et al. April 18, 2
2017-04-18
Method, apparatus, and system for enabling platform power states
Grant 9,537,665 - Bilgin , et al. January 3, 2
2017-01-03
High Performance Interconnect Physical Layer
App 20160378711 - Iyer; Venkatraman ;   et al.
2016-12-29
Control messaging in multislot link layer flit
Grant 9,507,746 - Willey , et al. November 29, 2
2016-11-29
High performance interconnect link layer
Grant 9,479,196 - Willey , et al. October 25, 2
2016-10-25
High performance interconnect link layer
Grant 9,444,492 - Willey , et al. September 13, 2
2016-09-13
Packed Write Completions
App 20160188500 - Morris; Brian S. ;   et al.
2016-06-30
Early Identification In Transactional Buffered Memory
App 20160179718 - Morris; Brian S. ;   et al.
2016-06-23
High performance interconnect physical layer
Grant 9,355,058 - Iyer , et al. May 31, 2
2016-05-31
High performance interconnect physical layer
Grant 9,208,121 - Iyer , et al. December 8, 2
2015-12-08
Multislot Link Layer Flit
App 20150261711 - Willey; Jeff ;   et al.
2015-09-17
Control Messaging In Multislot Link Layer Flit
App 20150186327 - Willey; Jeff ;   et al.
2015-07-02
High Performance Interconnect Link Layer
App 20150180507 - Willey; Jeff ;   et al.
2015-06-25
High Performance Interconnect Physical Layer
App 20150067208 - Iyer; Venkatraman ;   et al.
2015-03-05
High Performance Interconnect
App 20140112339 - Safranek; Robert J. ;   et al.
2014-04-24
High Performance Interconnect Link Layer
App 20140115420 - Willey; Jeff ;   et al.
2014-04-24
High Performance Interconnect Physical Layer
App 20140115207 - Iyer; Venkatraman ;   et al.
2014-04-24
Control Messaging In Multislot Link Layer Flit
App 20140115208 - Willey; Jeff ;   et al.
2014-04-24
Method, Apparatus, And System For Enabling Platform Power States
App 20130336336 - Bilgin; Selim ;   et al.
2013-12-19
Method, apparatus, and system for enabling platform power states
Grant 8,539,260 - Bilgin , et al. September 17, 2
2013-09-17
Torque arm assembly
Grant 8,184,058 - Swanson May 22, 2
2012-05-22
Method, apparatus, and system for enabling platform power states
App 20110246798 - Bilgin; Selim ;   et al.
2011-10-06
Torque Arm Assembly
App 20110090127 - Swanson; Jeffrey C.
2011-04-21
Performance adder for tracking occurrence of events within a circuit
Grant 7,480,590 - Swanson , et al. January 20, 2
2009-01-20
System and method for multiple cycle capture of chip state
Grant 7,325,164 - Swanson , et al. January 29, 2
2008-01-29
Performance adder for tracking occurrence of events within a circuit
App 20040223520 - Swanson, Jeffrey C. ;   et al.
2004-11-11
Performance adder for tracking occurrence of events within a circuit
Grant 6,775,640 - Swanson , et al. August 10, 2
2004-08-10
System and method for multiple cycle capture of chip state
App 20040153838 - Swanson, Jeffrey C. ;   et al.
2004-08-05
System and method for multiple cycle capture of chip state
Grant 6,662,313 - Swanson , et al. December 9, 2
2003-12-09
Reconfigurable FIFO interface to support multiple channels in bundled agent configurations
Grant 6,594,714 - Swanson , et al. July 15, 2
2003-07-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed