Suvarna; Rajeev

Patent Applications and Registrations

Patent applications and USPTO patent grants for Suvarna; Rajeev.The latest application filed is for "lockstep comparators and related methods".

Company Profile

2.6.9

Suvarna; Rajeev - Bangalore IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Lockstep Comparators And Related Methods App 20220206065 - Viswanathan Pillai; Prasanth ; et al.	2022-06-30
Interrupt Handling Method And Apparatus For Slow Peripherals App 20200379505 - Soni; Maneesh ; et al.	2020-12-03
Interrupt handling method and apparatus for slow peripherals Grant 10,788,853 - Soni , et al. September 29, 2	2020-09-29
System and method for per-task memory protection for a non-programmable bus master Grant 10,489,332 - Chavali , et al. Nov	2019-11-26
Filler bank control circuit for synchronous FIFO queues and other memory devices Grant 10,095,474 - Channabasappa , et al. October 9, 2	2018-10-09
Interrupt Handling Method And Apparatus For Slow Peripherals App 20180217630 - Soni; Maneesh ; et al.	2018-08-02
Integrated circuits, methods and interface circuitry to synchronize data transfer between high and low speed clock domains Grant 10,014,041 - Khare , et al. July 3, 2	2018-07-03
Integrated Circuits, Methods And Interface Circuitry To Synchronize Data Transfer Between High And Low Speed Clock Domains App 20180182440 - Khare; Nikunj ; et al.	2018-06-28
System and method for virtual hardware memory protection Grant 9,489,332 - Chavali , et al. November 8, 2	2016-11-08
System And Method For Virtual Hardware Memory Protection App 20150356046 - Chavali; Balatripura Sodemma ; et al.	2015-12-10
Filler Bank Control Circuit For Synchronous Fifo Queues And Other Memory Devices App 20150317087 - Channabasappa; Rakesh Yaraduyathinahalli ; et al.	2015-11-05
System and method for virtual hardware memory protection Grant 9,170,956 - Chavali , et al. October 27, 2	2015-10-27
System And Method For Slave-based Memory Protection App 20140223052 - Chavali; Balatripura Sodemma ; et al.	2014-08-07
System And Method For Per-task Memory Protection For A Non-programmable Bus Master App 20140223047 - CHAVALI; Balatripura Sodemma ; et al.	2014-08-07
System And Method For Virtual Hardware Memory Protection App 20140223127 - CHAVALI; Balatripura Sodemma ; et al.	2014-08-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.