loadpatents
name:-0.012178897857666
name:-0.018281936645508
name:-0.0015840530395508
Surgutchik; Roman Patent Filings

Surgutchik; Roman

Patent Applications and Registrations

Patent applications and USPTO patent grants for Surgutchik; Roman.The latest application filed is for "protecting chips from electromagnetic pulse attacks using an antenna".

Company Profile
1.18.8
  • Surgutchik; Roman - Santa Clara CA
  • SURGUTCHIK; Roman - US
  • Surgutchik; Roman - Sunnyvale CA
  • Surgutchik; Roman - Karkur IL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Protecting chips from electromagnetic pulse attacks using an antenna
Grant 11,276,648 - Apte , et al. March 15, 2
2022-03-15
Protecting Chips From Electromagnetic Pulse Attacks Using An Antenna
App 20200043868 - Apte; Chinmay ;   et al.
2020-02-06
Degradation detector and method of detecting the aging of an integrated circuit
Grant 9,494,641 - Smith , et al. November 15, 2
2016-11-15
Degradation Detector And Method Of Detecting The Aging Of An Integrated Circuit
App 20150212149 - Smith; Brian ;   et al.
2015-07-30
Toggling A Clocked Component Using A Slow Clock To Address Bias Temperature Instability Aging
App 20150194951 - SURGUTCHIK; Roman ;   et al.
2015-07-09
Technique For Repairing Memory Modules In Different Power Regions
App 20150052386 - AHMAD; Sagheer ;   et al.
2015-02-19
Data path controller with integrated power management to manage power consumption of a computing device and its components
Grant 8,069,355 - Simeral , et al. November 29, 2
2011-11-29
Apparatus, system, and method for fast read request transfer through clock domains
Grant 7,966,468 - Simeral , et al. June 21, 2
2011-06-21
Method and system for implementing generalized system stutter
Grant 7,849,342 - Surgutchik , et al. December 7, 2
2010-12-07
Method and system for memory thermal load sharing using memory on die termination
Grant 7,813,204 - Reed , et al. October 12, 2
2010-10-12
Apparatus, method, and system for dynamically selecting power down level
Grant 7,716,506 - Surgutchik , et al. May 11, 2
2010-05-11
Network interface speed adjustment to accommodate high system latency in power savings mode
Grant 7,603,574 - Gyugyi , et al. October 13, 2
2009-10-13
Method and system for memory thermal load sharing using memory on die termination
App 20090083506 - Reed; David G. ;   et al.
2009-03-26
Method and system for memory thermal load sharing using memory on die termination
Grant 7,495,985 - Reed , et al. February 24, 2
2009-02-24
Method And System For Implementing Generalized System Stutter
App 20080276108 - Surgutchik; Roman ;   et al.
2008-11-06
System, apparatus and method for reclaiming memory holes in memory composed of identically-sized memory devices
Grant 7,287,145 - Simeral , et al. October 23, 2
2007-10-23
System, apparatus and method for reclaiming memory holes in memory composed of arbitrarily-sized memory devices
Grant 7,240,179 - Treichler , et al. July 3, 2
2007-07-03
Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device
Grant 7,237,128 - Naveh , et al. June 26, 2
2007-06-26
Method and system for memory temperature detection and thermal load management
Grant 7,191,088 - Reed , et al. March 13, 2
2007-03-13
Method and apparatus for performance effective power throttling
Grant 7,076,672 - Naveh , et al. July 11, 2
2006-07-11
Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device
Grant 7,013,406 - Naveh , et al. March 14, 2
2006-03-14
Method and apparatus for performance effective power throttling
App 20040071184 - Naveh, Alon ;   et al.
2004-04-15
Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device
App 20040073821 - Naveh, Alon ;   et al.
2004-04-15
Display of images from tiled memory
Grant 6,646,647 - Surgutchik , et al. November 11, 2
2003-11-11
Method and apparatus for branch trace message scheme
Grant 6,647,545 - Kurts , et al. November 11, 2
2003-11-11
Allocating memory based on memory device organization
Grant 6,600,493 - Sethi , et al. July 29, 2
2003-07-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed