loadpatents
name:-0.0064990520477295
name:-0.033130168914795
name:-0.0032150745391846
SUNG; Shu-Hui Patent Filings

SUNG; Shu-Hui

Patent Applications and Registrations

Patent applications and USPTO patent grants for SUNG; Shu-Hui.The latest application filed is for "integrated circuits and manufacturing methods thereof".

Company Profile
2.6.7
  • SUNG; Shu-Hui - Hsinchu County TW
  • Sung; Shu-Hui - Baoshan Township TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Integrated Circuits And Manufacturing Methods Thereof
App 20200126986 - KESHAVARZI; Ali ;   et al.
2020-04-23
Integrated circuits and manufacturing methods thereof
Grant 10,535,655 - Keshavarzi , et al. Ja
2020-01-14
Semiconductor device including source/drain contact having height below gate stack
Grant 9,917,050 - Chen , et al. March 13, 2
2018-03-13
Designed-based interconnect structure in semiconductor structure
Grant 9,754,881 - Chen , et al. September 5, 2
2017-09-05
Thermal analysis for tiered semiconductor structure
Grant 9,659,115 - Chen , et al. May 23, 2
2017-05-23
Structure And Method For Semiconductor Device
App 20170040259 - Chen; Chih-Liang ;   et al.
2017-02-09
Integrated Circuits And Manufacturing Methods Thereof
App 20160372469 - Keshavarzi; Ali ;   et al.
2016-12-22
Method of forming semiconductor device including source/drain contact having height below gate stack
Grant 9,478,636 - Chen , et al. October 25, 2
2016-10-25
Designed-based Interconnect Structure In Semiconductor Structure
App 20160172297 - CHEN; Chih-Liang ;   et al.
2016-06-16
Designed-based interconnect structure in semiconductor structure
Grant 9,281,273 - Chen , et al. March 8, 2
2016-03-08
Designed-based Interconnect Structure In Semiconductor Structure
App 20160064322 - CHEN; Chih-Liang ;   et al.
2016-03-03
Structure and Method for Semiconductor Device
App 20150332962 - Chen; Chih-Liang ;   et al.
2015-11-19
Thermal Analysis For Tiered Semiconductor Structure
App 20150179529 - Chen; Chih-Liang ;   et al.
2015-06-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed