loadpatents
name:-0.010769128799438
name:-0.3804018497467
name:-0.0012669563293457
Summerfelt; Scott Patent Filings

Summerfelt; Scott

Patent Applications and Registrations

Patent applications and USPTO patent grants for Summerfelt; Scott.The latest application filed is for "bond-pad integration scheme for improved moisture barrier and electrical contact".

Company Profile
0.22.13
  • Summerfelt; Scott - Garland TX
  • Summerfelt; Scott - Cupertino CA
  • Summerfelt; Scott - Dallas TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Bond-pad integration scheme for improved moisture barrier and electrical contact
Grant 9,304,283 - Soman , et al. April 5, 2
2016-04-05
Bond-pad Integration Scheme For Improved Moisture Barrier And Electrical Contact
App 20150338604 - Soman; Joel ;   et al.
2015-11-26
Method and apparatus pertaining to a ferroelectric random access memory
Grant 8,724,367 - Clinton , et al. May 13, 2
2014-05-13
Method and apparatus pertaining to a ferroelectric random access memory
Grant 8,717,800 - Clinton , et al. May 6, 2
2014-05-06
Ferroelectric memory with shunt device
Grant 8,508,974 - Clinton , et al. August 13, 2
2013-08-13
Ferroelectric memory write-back
Grant 8,477,522 - Clinton , et al. July 2, 2
2013-07-02
Method And Apparatus Pertaining To A Ferro-magnetic Random Access Memory
App 20120170350 - Clinton; Michael Patrick ;   et al.
2012-07-05
Method And Apparatus Pertaining To A Ferro-magnetic Random Access Memory
App 20120170351 - Clinton; Michael Patrick ;   et al.
2012-07-05
Ferroelectric Memory with Shunt Device
App 20120170349 - Clinton; Michael Patrick ;   et al.
2012-07-05
Ferroelectric Memory Write-Back
App 20120170348 - Clinton; Michael Patrick ;   et al.
2012-07-05
Versatile system for chromium based diffusion barriers in electrode structures
Grant 6,911,689 - Hsu , et al. June 28, 2
2005-06-28
Ferroelectric memory cell and methods for fabricating the same
Grant 6,867,447 - Summerfelt March 15, 2
2005-03-15
Ferroelectric memory cell and methods for fabricating the same
App 20040235245 - Summerfelt, Scott
2004-11-25
Programmable reference for 1T/1C ferroelectric memories
Grant 6,819,601 - Eliason , et al. November 16, 2
2004-11-16
Programmable reference for 1T/1C ferroelectric memories
App 20040174750 - Eliason, Jarrod ;   et al.
2004-09-09
Fabricating an embedded ferroelectric memory cell
Grant 6,734,477 - Moise , et al. May 11, 2
2004-05-11
Contamination control for embedded ferroelectric device fabrication processes
Grant 6,709,875 - Gilbert , et al. March 23, 2
2004-03-23
Post-etch cleaning treatment
Grant 6,692,976 - Mirkarimi , et al. February 17, 2
2004-02-17
Method for forming a paraelectric semiconductor device
App 20040023416 - Gilbert, Stephen R. ;   et al.
2004-02-05
Method of planarizing a conductive plug situated under a ferroelectric capacitor
Grant 6,635,528 - Gilbert , et al. October 21, 2
2003-10-21
Method of enhancing adhesion of a conductive barrier layer to an underlying conductive plug and contact for ferroelectric applications
Grant 6,576,546 - Gilbert , et al. June 10, 2
2003-06-10
Versatile system for chromium based diffusion barriers in electrode structures
App 20030077874 - Hsu, Wei-Yung ;   et al.
2003-04-24
Contamination control for embedded ferroelectric device fabrication processes
App 20030036209 - Gilbert, Stephen R. ;   et al.
2003-02-20
Fabricating an embedded ferroelectric memory cell
App 20030030084 - Moise, Ted ;   et al.
2003-02-13
High-dielectric constant capacitor and memory
Grant 6,462,931 - Tang , et al. October 8, 2
2002-10-08
Method of enhancing adhesion of a conductive barrier layer to an underlying conductive plug and contact for ferroelectric applications
App 20020072223 - Gilbert, Stephen R. ;   et al.
2002-06-13
Method of planarizing a conductive plug situated under a ferroelectric capacitor
App 20010044205 - Gilbert, Stephen R. ;   et al.
2001-11-22
Method of fabrication a self-aligned polysilicon/diffusion barrier/oxygen stable sidewall bottom electrode structure for high-K DRAMS
Grant 6,184,074 - Crenshaw , et al. February 6, 2
2001-02-06
Method of fabricating an oxygen-stable layer/diffusion barrier/poly bottom electrode structure for high-K DRAMS using disposable-oxide processing
Grant 6,180,446 - Crenshaw , et al. January 30, 2
2001-01-30
Method of forming sidewall capacitance structure
Grant 6,033,919 - Gnade , et al. March 7, 2
2000-03-07
Method of fabricating an oxygen-stable layer/diffusion barrier/poly bottom electrode structure for high-K DRAMs using disposable-oxide processing
Grant 5,998,225 - Crenshaw , et al. December 7, 1
1999-12-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed