loadpatents
Patent applications and USPTO patent grants for Sugimoto; Shuji.The latest application filed is for "battery storage tray and battery package".
Patent | Date |
---|---|
Battery storage tray and battery package Grant 10,910,612 - Sugimoto , et al. February 2, 2 | 2021-02-02 |
Cylindrical battery and method for producing the same Grant 10,601,002 - Sugimoto , et al. | 2020-03-24 |
Cylindrical batteries Grant 10,403,872 - Kohira , et al. Sep | 2019-09-03 |
Battery Storage Tray And Battery Package App 20190044109 - Sugimoto; Shuji ;   et al. | 2019-02-07 |
Cylindrical Battery App 20180062124 - Kohira; Kazutoshi ;   et al. | 2018-03-01 |
Cylindrical Battery And Method For Producing The Same App 20180047949 - Sugimoto; Shuji ;   et al. | 2018-02-15 |
Packaging construction Grant 8,783,462 - Sugimoto , et al. July 22, 2 | 2014-07-22 |
Packaging Construction App 20140166532 - Sugimoto; Shuji ;   et al. | 2014-06-19 |
Sealed Secondary Battery App 20120171534 - Sugimoto; Shuji ;   et al. | 2012-07-05 |
Storage battery and production method thereof Grant 7,709,147 - Sugimoto , et al. May 4, 2 | 2010-05-04 |
Storage subsystem App 20090237877 - Honda; Kiyoshi ;   et al. | 2009-09-24 |
Storage Battery And Production Method Thereof App 20090104522 - Sugimoto; Shuji ;   et al. | 2009-04-23 |
Storage device controlling apparatus and a circuit board for the same Grant 7,380,057 - Sugimoto May 27, 2 | 2008-05-27 |
Storage subsystem Grant 7,359,186 - Honda , et al. April 15, 2 | 2008-04-15 |
Storage device controlling apparatus and a circuit board for the same App 20070079016 - Sugimoto; Shuji | 2007-04-05 |
Storage device controlling apparatus and a circuit board for the same Grant 7,136,962 - Sugimoto November 14, 2 | 2006-11-14 |
Insulating plate for a battery Grant D522,452 - Sugimoto June 6, 2 | 2006-06-06 |
Storage subsystem App 20060048001 - Honda; Kiyoshi ;   et al. | 2006-03-02 |
Storage device controlling apparatus and a circuit board for the same App 20040143688 - Sugimoto, Shuji | 2004-07-22 |
Disk unit with processors which detect cache status and control port selection for optimizing utilization of cache interfacing host and external memory Grant 5,241,640 - Hisano , et al. August 31, 1 | 1993-08-31 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.