| Patent | Date |
|---|
Program performance analysis apparatus
Grant 8,839,210 - Kamigata , et al. September 16, 2 | 2014-09-16 |
Multicore Processor System And Branch Predicting Method
App 20140019738 - KATAOKA; Akihito ; et al. | 2014-01-16 |
Multiprocessor system and operating method of multiprocessor system
Grant 8,549,227 - Tago , et al. October 1, 2 | 2013-10-01 |
Method and apparatus for analyzing large scale program and generation of code from degenerated program dependence graph
Grant 8,181,171 - Ito , et al. May 15, 2 | 2012-05-15 |
Program performance analysis apparatus
App 20090217247 - Kamigata; Teruhiko ; et al. | 2009-08-27 |
Interrupt control apparatus and method
Grant 7,581,090 - Miyake , et al. August 25, 2 | 2009-08-25 |
Program Analyzing Method, Program Analyzing Apparatus And Program Analyzing Program
App 20090007087 - Ito; Makiko ; et al. | 2009-01-01 |
Multiprocessor System And Operating Method Of Multiprocessor System
App 20080313404 - TAGO; Shinichiro ; et al. | 2008-12-18 |
Computer with high-speed context switching
App 20080215859 - Miyake; Hideo ; et al. | 2008-09-04 |
Parallel Processor efficiently executing variable instruction word
Grant 7,401,204 - Miyake , et al. July 15, 2 | 2008-07-15 |
Information processing unit, and exception processing method for specific application-purpose operation instruction
Grant 7,376,820 - Kimura , et al. May 20, 2 | 2008-05-20 |
Processing device for buffering sequential and target sequences and target address information for multiple branch instructions
Grant 7,134,004 - Tago , et al. November 7, 2 | 2006-11-07 |
Information processing device
App 20060224870 - Tago; Shin-ichiro ; et al. | 2006-10-05 |
Information processing device equipped with improved address queue register files for cache miss
Grant 7,028,151 - Imai , et al. April 11, 2 | 2006-04-11 |
Method for loading multiprocessor program
App 20050289334 - Yamana, Tomohiro ; et al. | 2005-12-29 |
Processor and method of controlling the same
Grant 6,889,315 - Miyake , et al. May 3, 2 | 2005-05-03 |
Method of Controlling and addressing a cache memory which acts as a random address memory to increase an access speed to a main memory
Grant 6,868,472 - Miyake , et al. March 15, 2 | 2005-03-15 |
Processor and processor system
Grant 6,775,762 - Miyake , et al. August 10, 2 | 2004-08-10 |
Open generic tamper resistant CPU and application system thereof
App 20040093505 - Hatakeyama, Takahisa ; et al. | 2004-05-13 |
Interrupt control apparatus and method
App 20040088462 - Miyake, Hideo ; et al. | 2004-05-06 |
Information processing device equipped with improved address queue register files for cache miss
App 20040039877 - Imai, Satoshi ; et al. | 2004-02-26 |
Interrupt control apparatus and method separately holding respective operation information of a processor preceding a normal or a break interrupt
Grant 6,681,280 - Miyake , et al. January 20, 2 | 2004-01-20 |
Computer and control method of the computer
App 20020078286 - Miyake, Hideo ; et al. | 2002-06-20 |
Data processing apparatus with a cache controlling device
Grant 6,374,334 - Suga , et al. April 16, 2 | 2002-04-16 |
Computer with high-speed context switching
App 20010049781 - Miyake, Hideo ; et al. | 2001-12-06 |
Information processing unit, and exception processing method for specific application-purpose operation instruction
App 20010023479 - Kimura, Michihide ; et al. | 2001-09-20 |
Processor and method of controlling the same
App 20010004757 - Miyake, Hideo ; et al. | 2001-06-21 |
Data supplying apparatus for independently performing hit determination and data access
Grant 6,078,993 - Iwata , et al. June 20, 2 | 2000-06-20 |
Data supplying apparatus for independently performing hit determination and data access
Grant 6,076,145 - Iwata , et al. June 13, 2 | 2000-06-13 |
Data processing device equipped with cache memory and a storage unit for storing data between a main storage or CPU cache memory
Grant 5,828,860 - Miyaoku , et al. October 27, 1 | 1998-10-27 |
| 