Subramaniam; Kameswar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Subramaniam; Kameswar.The latest application filed is for "methods, systems, and apparatuses to optimize cross-lane packed data instruction implementation on a partial width processor with a minimal number of micro-operations".

Company Profile

2.11.14

Subramaniam; Kameswar - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods, Systems, And Apparatuses To Optimize Cross-lane Packed Data Instruction Implementation On A Partial Width Processor With A Minimal Number Of Micro-operations App 20220206791 - Wong; Wing Shek ; et al.	2022-06-30
Optimized mode transitions through predicting target state Grant 11,354,128 - Brandt , et al. June 7, 2	2022-06-07
System, apparatus and method for providing hardware feedback information in a processor Grant 10,620,969 - Shanbhogue , et al.	2020-04-14
Processor, Method, And System For Reducing Latency In Accessing Remote Registers App 20190205061 - Weissmann; Eliezer ; et al.	2019-07-04
System, Apparatus And Method For Providing Hardware Feedback Information In A Processor App 20190042280 - Shanbhogue; Vedvyas ; et al.	2019-02-07
Providing autonomous self-testing of a processor Grant 9,612,930 - Shanbhogue , et al. April 4, 2	2017-04-04
Providing Autonomous Self-testing Of A Processor App 20160364308 - Shanbhogue; Vedvyas ; et al.	2016-12-15
Optimized Mode Transitions Through Predicting Target State App 20160259644 - Brandt; Jason W. ; et al.	2016-09-08
Context control and parameter passing within microcode based instruction routines Grant 9,329,865 - Combs , et al. May 3, 2	2016-05-03
Execute at commit state update instructions, apparatus, methods, and systems Grant 9,052,890 - Phillips , et al. June 9, 2	2015-06-09
Context Control And Parameter Passing Within Microcode Based Instruction Routines App 20140365754 - Combs; Jonathan D. ; et al.	2014-12-11
Enhanced microcode address stack pointer manipulation Grant 8,832,419 - Combs , et al. September 9, 2	2014-09-09
Programmable logic array and read-only memory area reduction using context-sensitive logic for data space manipulation Grant 8,793,469 - Subramaniam , et al. July 29, 2	2014-07-29
Enhanced Microcode Address Stack Pointer Manipulation App 20120166766 - Combs; Jonathan D. ; et al.	2012-06-28
Programmable Logic Array And Read-only Memory Area Reduction Using Context-sensitive Logic For Data Space Manipulation App 20120159129 - Subramaniam; Kameswar ; et al.	2012-06-21
Execute at commit state update instructions, apparatus, methods, and systems App 20120079488 - Phillips; James E. ; et al.	2012-03-29
Aliased Parameter Passing Between Microcode Callers and Microcode Subroutines App 20120079248 - Combs; Jonathan D. ; et al.	2012-03-29
Saving Values Corresponding to Parameters Passed Between Microcode Callers and Microcode Subroutines from Microcode Alias Locations to a Destination Storage Location App 20120079237 - Combs; Jonathan D. ; et al.	2012-03-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.