loadpatents
name:-0.010867834091187
name:-0.0070109367370605
name:-0.0014021396636963
Su; Yi-Jen Patent Filings

Su; Yi-Jen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Su; Yi-Jen.The latest application filed is for "method to protect an ic layout".

Company Profile
1.6.9
  • Su; Yi-Jen - Hsinchu TW
  • Su; Yi-Jen - Taipei TW
  • SU; YI JEN - Hsinchu City TW
  • SU; YI-JEN - Tu-Cheng TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method to protect an IC layout
Grant 10,216,963 - Su , et al. Feb
2019-02-26
Method to Protect an IC Layout
App 20180165477 - Su; Yi-Jen ;   et al.
2018-06-14
System and method for manipulating security of integrated circuit layout
Grant 8,910,303 - Su , et al. December 9, 2
2014-12-09
System and Method for Manipulating Security of Integrated Circuit Layout
App 20130298262 - SU; Yi-Jen ;   et al.
2013-11-07
System and method for calibrating radio frequency power of communication devices
Grant 8,214,312 - Su July 3, 2
2012-07-03
System and method for managing a memory system of a mobile device
Grant 8,024,543 - Su September 20, 2
2011-09-20
Method And System For Constructing A Customized Layout Figure Group
App 20100287519 - SU; YI JEN
2010-11-11
System And Method For Calibrating Radio Frequency Power Of Communication Devices
App 20100169254 - SU; YI-JEN
2010-07-01
System And Method For Managing A Memory System Of A Mobile Device
App 20100131735 - Su; Yi-Jen
2010-05-27
Method And Mobile Phone Capable Of Automatically Switching Radio Channels Of A Frequency Modulation Radio
App 20090124264 - SU; YI-JEN
2009-05-14
Object-oriented layout data model and integrated circuit layout method using the same
App 20080010624 - Lin; Po Huang ;   et al.
2008-01-10
System and method for manipulating an integrated circuit layout
Grant 7,222,321 - Lin , et al. May 22, 2
2007-05-22
System and method for manipulating an integrated circuit layout
App 20060259882 - Lin; Po Huang ;   et al.
2006-11-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed