Su; Yao-Chun

Patent Applications and Registrations

Patent applications and USPTO patent grants for Su; Yao-Chun.The latest application filed is for "electronic package with rotated semiconductor die".

Company Profile

1.13.18

Su; Yao-Chun - Hsinchu City TW
Su; Yao-Chun - Hsinchu TW
Su; Yao-Chun - Hsichu TW
Su; Yao-Chun - Taipei Hsien TW
Su; Yao-Chun - Taipei TW
Su; Yao-Chun - Hsin-Tien TW
Su; Yao-Chun - Hsin-Tien City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Electronic Package With Rotated Semiconductor Die App 20220108954 - Su; Yao-Chun ; et al.	2022-04-07
Electronic package with rotated semiconductor die Grant 11,222,850 - Su , et al. January 11, 2	2022-01-11
Semiconductor Package With Dummy Mim Capacitor Die App 20200365572 - Su; Yao-Chun ; et al.	2020-11-19
Electronic Package With Rotated Semiconductor Die App 20200365515 - Su; Yao-Chun ; et al.	2020-11-19
Multi-chip structure having flexible input/output chips Grant 10,397,142 - Luo , et al. A	2019-08-27
Signal count reduction between semiconductor dies assembled in wafer-level package Grant 10,152,445 - Su Dec	2018-12-11
Supporting flow control mechanism of bus between semiconductor dies assembled in wafer-level package Grant 10,127,169 - Su November 13, 2	2018-11-13
Wafer-level package with at least one input/output port connected to at least one management bus Grant 9,934,179 - Su April 3, 2	2018-04-03
Electronic device with enhanced management data input/output control Grant 9,852,101 - Chen , et al. December 26, 2	2017-12-26
Electronic device for packing multiple commands in one compound command frame and electronic device for decoding and executing multiple commands packed in one compound command frame Grant 9,846,657 - Chang , et al. December 19, 2	2017-12-19
Direct Memory Access System Using Available Descriptor Mechanism And/or Pre-fetch Mechanism And Associated Direct Memory Access Method App 20170147517 - Chen; Shin-Shiun ; et al.	2017-05-25
Multi-chip Structure Having Flexible Input/output Chips App 20170054656 - Luo; Yan-Bin ; et al.	2017-02-23
Signal Count Reduction Between Semiconductor Dies Assembled In Wafer-level Package App 20160239452 - Su; Yao-Chun	2016-08-18
Supporting Flow Control Mechanism Of Bus Between Semiconductor Dies Assembled In Wafer-level Package App 20160239446 - Su; Yao-Chun	2016-08-18
Wafer-level Package With At Least One Input/output Port Connected To At Least One Management Bus App 20160240507 - Su; Yao-Chun	2016-08-18
Electronic Device For Packing Multiple Commands In One Compound Command Frame And Electronic Device For Decoding And Executing Multiple Commands Packed In One Compound Command Frame App 20160232111 - Chang; Chen-Hao ; et al.	2016-08-11
Electronic Device With Enhanced Management Data Input/output Control App 20150339253 - Chen; Shin-Shiun ; et al.	2015-11-26
Apparatus and related method for maintaining read caching data of south bridge with north bridge Grant 8,166,226 - Su , et al. April 24, 2	2012-04-24
Method and system for request accessing and scheduling Grant 8,078,786 - Hong , et al. December 13, 2	2011-12-13
Chip for use with both high-speed bus and low-speed bus and operation method thereof Grant 7,882,401 - Su , et al. February 1, 2	2011-02-01
Methods and systems for varying bus frequencies Grant 7,631,127 - Su , et al. December 8, 2	2009-12-08
Method for power management of central processor unit Grant 7,475,263 - Wei , et al. January 6, 2	2009-01-06
Methods and Systems For Varying Bus Frequencies App 20080310524 - Su; Yao-Chun ; et al.	2008-12-18
Method and System For Adjusting Bus Frequency And Link Width On A Bus App 20080263254 - Su; Yao-Chun ; et al.	2008-10-23
Chip For Use With Both High-speed Bus And Low-speed Bus And Operation Method Thereof App 20080147936 - Su; Yao-Chun ; et al.	2008-06-19
Method Of Scheduling And Accessing Requests And System Using The Same App 20080049758 - Hong; Wei-Hsiang ; et al.	2008-02-28
Apparatus and related method of coordinating north bridge and south bridge for processing bus master requests of peripheral devices for controlling a central processing unit to operate in a power-saving state Grant 7,315,953 - Su , et al. January 1, 2	2008-01-01
Method for power management of central processor unit App 20070055899 - Wei; Jui-Ming ; et al.	2007-03-08
Data Retrieving Methods App 20060271714 - Su; Yao-Chun ; et al.	2006-11-30
Apparatus and related method of coordinating north bridge and south bridge for controlling power saving state transition of a central processing unit App 20060053310 - Su; Yao-Chun ; et al.	2006-03-09
Apparatus And Related Method For Maintaining Read Caching Data of South Bridge With North Bridge App 20060041706 - Su; Yao-Chun ; et al.	2006-02-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.