loadpatents
name:-0.017613887786865
name:-0.019588947296143
name:-0.00041699409484863
Strumpen; Volker Patent Filings

Strumpen; Volker

Patent Applications and Registrations

Patent applications and USPTO patent grants for Strumpen; Volker.The latest application filed is for "multithreaded processor architecture with operational latency hiding".

Company Profile
0.24.18
  • Strumpen; Volker - Austin TX
  • Strumpen; Volker - Boston MA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Tiled storage array with systolic move-to-front organization
Grant 9,542,315 - Strumpen , et al. January 10, 2
2017-01-10
Memory system including a spiral cache
Grant 9,009,415 - Gebara , et al. April 14, 2
2015-04-14
Multithreaded processor architecture with operational latency hiding
Grant 8,972,703 - Frigo , et al. March 3, 2
2015-03-03
Temperature-profiled device fingerprint generation and authentication from power-up states of static cells
Grant 8,880,954 - Gebara , et al. November 4, 2
2014-11-04
Tiled memory power management
Grant 8,689,027 - Strumpen April 1, 2
2014-04-01
Multithreaded processor architecture with operational latency hiding
App 20140075159 - Frigo; Matteo ;   et al.
2014-03-13
Tiled Storage Array With Systolic Move-to-front Organization
App 20130275676 - Strumpen; Volker ;   et al.
2013-10-17
Memory system including a spiral cache
Grant 8,543,768 - Gebara , et al. September 24, 2
2013-09-24
Temperature-profiled Device Fingerprint Generation And Authentication From Power-up States Of Static Cells
App 20130247145 - Gebara; Fadi H. ;   et al.
2013-09-19
Systolic networks for a spiral cache
Grant 8,539,185 - Gebara , et al. September 17, 2
2013-09-17
Tiled storage array with systolic move-to-front reorganization
Grant 8,527,726 - Strumpen , et al. September 3, 2
2013-09-03
Temperature-profiled device fingerprint generation and authentication from power-up states of static cells
Grant 8,495,431 - Gebara , et al. July 23, 2
2013-07-23
Memory System Including A Spiral Cache
App 20130179641 - Gebara; Fadi H. ;   et al.
2013-07-11
Global instructions for spiral cache management
Grant 8,370,579 - Strumpen February 5, 2
2013-02-05
Global instructions for spiral cache management
Grant 8,364,895 - Strumpen January 29, 2
2013-01-29
Temperature-profiled Device Fingerprint Generation And Authentication From Power-up States Of Static Cells
App 20120246494 - Gebara; Fadi H. ;   et al.
2012-09-27
Multithreaded processor architecture with operational latency hiding
Grant 8,230,423 - Frigo , et al. July 24, 2
2012-07-24
Global Instructions For Spiral Cache Management
App 20120179872 - Strumpen; Volker
2012-07-12
Temperature-profiled device fingerprint generation and authentication from power-up states of static cells
Grant 8,219,857 - Gebara , et al. July 10, 2
2012-07-10
Spiral cache memory and method of operating a spiral cache
Grant 8,060,699 - Strumpen , et al. November 15, 2
2011-11-15
Global Instructions For Spiral Cache Management
App 20110153951 - Strumpen; Volker
2011-06-23
Cyclic segmented prefix circuits for mesh networks
Grant 7,933,940 - Frigo , et al. April 26, 2
2011-04-26
Memory System Including A Spiral Cache
App 20100122033 - Gebara; Fadi H. ;   et al.
2010-05-13
Spiral Cache Memory And Method Of Operating A Spiral Cache
App 20100122035 - Strumpen; Volker ;   et al.
2010-05-13
Tiled Storage Array With Systolic Move-to-front Reorganization
App 20100122057 - Strumpen; Volker ;   et al.
2010-05-13
Systolic Networks For A Spiral Cache
App 20100122012 - Gebara; Fadi H. ;   et al.
2010-05-13
Storage Array Tile Supporting Systolic Movement Operations
App 20100122034 - Strumpen; Volker ;   et al.
2010-05-13
Spiral Cache Power Management, Adaptive Sizing And Interface Operations
App 20100122031 - Strumpen; Volker ;   et al.
2010-05-13
Temperature-Profiled Device Fingerprint Generation and Authentication from Power-Up States of Static Cells
App 20090326840 - Gebara; Fadi H. ;   et al.
2009-12-31
Cyclic segmented prefix circuits for mesh networks
App 20070260663 - Frigo; Matteo ;   et al.
2007-11-08
Multithreaded processor architecture with implicit granularity adaptation
App 20060230409 - Frigo; Matteo ;   et al.
2006-10-12
Multithreaded processor architecture with operational latency hiding
App 20060230408 - Frigo; Matteo ;   et al.
2006-10-12
System and method for providing checkpointing with precompile directives and supporting software to produce checkpoints, independent of environment constraints
Grant 6,161,219 - Ramkumar , et al. December 12, 2
2000-12-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed