Strom; James David

Patent Applications and Registrations

Patent applications and USPTO patent grants for Strom; James David.The latest application filed is for "structure for a frequency adaptive level shifter circuit".

Company Profile

0.20.15

Strom; James David - Rochester MN
Strom; James David - US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Structure for a frequency adaptive level shifter circuit Grant 8,686,782 - Ficke , et al. April 1, 2	2014-04-01
Structure for a frequency adaptive level shifter circuit Grant 8,373,486 - Ficke , et al. February 12, 2	2013-02-12
Structure For A Frequency Adaptive Level Shifter Circuit App 20120187987 - Ficke; Joel Thomas ; et al.	2012-07-26
Design Structure For A Frequency Adaptive Level Shifter Circuit App 20120133413 - Ficke; Joel Thomas ; et al.	2012-05-31
High frequency divider state correction circuit Grant 7,760,843 - Boerstler , et al. July 20, 2	2010-07-20
Method and enhanced phase locked loop circuits for implementing effective testing Grant 7,538,625 - Cesky , et al. May 26, 2	2009-05-26
High Frequency Divider State Correction Circuit App 20080301503 - Boerstler; David William ; et al.	2008-12-04
High frequency divider state correction circuit Grant 7,453,293 - Boerstler , et al. November 18, 2	2008-11-18
Method and Enhanced Phase Locked Loop Circuits for Implementing Effective Testing App 20080204154 - Cesky; Michael David ; et al.	2008-08-28
Method and Enhanced Phase Locked Loop Circuits for Implementing Effective Testing App 20080208541 - Cesky; Michael David ; et al.	2008-08-28
Method and Apparatus for Distributing Charge Pump Current and Voltage for PLL Circuits App 20080116959 - Hirsch; Katherine Ellen ; et al.	2008-05-22
Method and Apparatus for Distributing Charge Pump Current and Voltage for PLL Circuits App 20080116947 - Lobb; Katherine Ellen ; et al.	2008-05-22
High Frequency Divider State Correction Circuit App 20070057712 - Boerstler; David William ; et al.	2007-03-15
CMOS regulator for low headroom applications Grant 7,173,482 - Lobb , et al. February 6, 2	2007-02-06
High frequency divider state correction circuit Grant 7,119,587 - Boerstler , et al. October 10, 2	2006-10-10
Method and reference circuit for bias current switching for implementing an integrated temperature sensor Grant 7,118,274 - Van Phan , et al. October 10, 2	2006-10-10
CMOS regulator for low headroom applications App 20060220730 - Lobb; Katherine Ellen ; et al.	2006-10-05
High frequency divider state correction circuit with data path correction Grant 7,061,284 - Boerstler , et al. June 13, 2	2006-06-13
High frequency divider state correction circuit App 20050262406 - Boerstler, David William ; et al.	2005-11-24
Method and reference circuit for bias current switching for implementing an integrated temperature sensor App 20050259718 - Phan, Nghia Van ; et al.	2005-11-24
High frequency divider state correction circuit with data path correction App 20050262407 - Boerstler, David William ; et al.	2005-11-24
Method and low voltage CMOS circuit for generating voltage and current references Grant 6,859,092 - Lukes , et al. February 22, 2	2005-02-22
Method and low voltage CMOS circuit for generating voltage and current references App 20040207460 - Lukes, Eric John ; et al.	2004-10-21
Receiver with delay insensitive to input amplitude and slew rate Grant 6,724,256 - Strom , et al. April 20, 2	2004-04-20
Open input sense for differential receiver Grant 6,693,465 - Rosno , et al. February 17, 2	2004-02-17
SOI CMOS device with body to gate connection Grant 6,670,655 - Lukes , et al. December 30, 2	2003-12-30
Optimizing performance of a clocked system by adjusting clock control settings and clock frequency Grant 6,535,986 - Rosno , et al. March 18, 2	2003-03-18
SOI CMOS device with body to gate connection App 20020155671 - Lukes, Eric John ; et al.	2002-10-24
Method And Apparatus For A High Frequency, Low Power Clock Distribution Within A Vlsi Chip App 20020060594 - STASIAK, DANIEL LAWRENCE ; et al.	2002-05-23
Multiple-mode clock distribution apparatus and method with adaptive skew compensation Grant 6,232,806 - Woeste , et al. May 15, 2	2001-05-15
Differential receiver with duty cycle asymmetry correction Grant 6,066,972 - Strom May 23, 2	2000-05-23
High speed differential output driver with common reference Grant 5,767,698 - Emeigh , et al. June 16, 1	1998-06-16
Self biased low-voltage differential signal detector Grant 5,726,592 - Schulte , et al. March 10, 1	1998-03-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.