Strasser; Marc

Patent Applications and Registrations

Patent applications and USPTO patent grants for Strasser; Marc.The latest application filed is for "power semiconductor device, manufacturing method therefor, and method for operating the power semiconductor device".

Company Profile

0.11.14

Strasser; Marc - Unterhaching DE
Strasser; Marc - Munich DE
Strasser; Marc - Munchen DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Power semiconductor device, manufacturing method therefor, and method for operating the power semiconductor device Grant 9,450,019 - Kadow , et al. September 20, 2	2016-09-20
Power Semiconductor Device, Manufacturing Method Therefor, and Method for Operating the Power Semiconductor Device App 20150364524 - Kadow; Christoph ; et al.	2015-12-17
Semiconductor device with an insulating structure for insulating an electrode from a semiconductor body Grant 9,000,520 - Strasser , et al. April 7, 2	2015-04-07
Semiconductor device and method of manufacturing a semiconductor device Grant 8,994,113 - Strasser , et al. March 31, 2	2015-03-31
Semiconductor Device and Method of Manufacturing a Semiconductor Device App 20140312417 - Strasser; Marc ; et al.	2014-10-23
Semiconductor Device with an Insulating Structure for Insulating an Electrode from a Semiconductor Body App 20140159154 - Strasser; Marc ; et al.	2014-06-12
Lateral semiconductor device and manufacturing method therefor Grant 8,686,505 - Strasser , et al. April 1, 2	2014-04-01
Lateral Semiconductor Device and Manufacturing Method Therefor App 20140027848 - Strasser; Marc ; et al.	2014-01-30
Reducing shunt currents in a semiconductor body Grant 7,763,955 - Gietler , et al. July 27, 2	2010-07-27
Integrated circuit device and method of manufacture Grant 7,763,513 - Wang , et al. July 27, 2	2010-07-27
Reducing shunt currents in a semiconductor body App 20100078764 - Gietler; Herbert ; et al.	2010-04-01
Method for producing a trench transistor and trench transistor Grant 7,605,032 - Luyken , et al. October 20, 2	2009-10-20
Method of manufacturing a transistor and a method of forming a memory device with isolation trenches Grant 7,442,609 - Wang , et al. October 28, 2	2008-10-28
Method for producing a cover, method for producing a packaged device Grant 7,288,435 - Aigner , et al. October 30, 2	2007-10-30
Microelectronic device and method of manufacturing a microelectronic device App 20070082454 - Stommer; Ralph ; et al.	2007-04-12
Method for producing a trench transistor and trench transistor App 20070075361 - Luyken; Richard Johannes ; et al.	2007-04-05
Method of manufacturing a transistor, a method of manufacturing a memory device and transistor App 20070057301 - Wang; Peng-Fei ; et al.	2007-03-15
Semiconductor memory cell array having self-aligned recessed gate MOS transistors and method for forming the same App 20070040202 - Enders; Gerhard ; et al.	2007-02-22
Memory cell and integrated memory circuit App 20060118851 - Strasser; Marc ; et al.	2006-06-08
Method of manufacturing a transistor and a method of forming a memory device App 20060110884 - Wang; Peng-Fei ; et al.	2006-05-25
Method for generating a protective cover for a device Grant 6,955,950 - Aigner , et al. October 18, 2	2005-10-18
Method for producing a cover, method for producing a packaged device App 20050079686 - Aigner, Robert ; et al.	2005-04-14
Method for generating a protective cover for a device App 20050048757 - Aigner, Robert ; et al.	2005-03-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.