Strain; Robert

Patent Applications and Registrations

Patent applications and USPTO patent grants for Strain; Robert.The latest application filed is for "competitive escape rooms".

Company Profile

0.7.7

Strain; Robert - Provo UT US
Strain; Robert - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Competitive escape rooms Grant 10,486,057 - Henrie , et al. Nov	2019-11-26
Competitive Escape Rooms App 20180078848 - HENRIE; DALLIN ; et al.	2018-03-22
Apparatus and method for improved leakage current of silicon on insulator transistors using a forward biased diode Grant 8,247,840 - Kapoor , et al. August 21, 2	2012-08-21
Method for reducing leakage current and increasing drive current in a metal-oxide semiconductor (MOS) transistor Grant 8,048,732 - Kapoor , et al. November 1, 2	2011-11-01
Method and apparatus for dynamic threshold voltage control of MOS transistors in dynamic logic circuits Grant 7,898,297 - Kapoor , et al. March 1, 2	2011-03-01
Apparatus for using a well current source to effect a dynamic threshold voltage of a MOS transistor Grant 7,863,689 - Strain January 4, 2	2011-01-04
Apparatus and Method for Improving Drive-Strength and Leakage of Deep Submicron MOS Transistors App 20100134182 - KAPOOR; Ashok Kumar ; et al.	2010-06-03
Apparatus and method for improving drive-strength and leakage of deep submicron MOS transistors Grant 7,683,433 - Kapoor , et al. March 23, 2	2010-03-23
Apparatus And Method For Using A Well Current Source To Effect A Dynamic Threshold Voltage Of A Mos Transistor App 20090206380 - Strain; Robert	2009-08-20
Apparatus And Method For Improved Leakage Current Of Silicon On Insulator Transistors Using A Forward Biased Diode App 20090174464 - Kapoor; Ashok Kumar ; et al.	2009-07-09
Method and Apparatus for Dynamic Threshold Voltage Control of MOS Transistors in Dynamic Logic Circuits App 20070229145 - Kapoor; Ashok Kumar ; et al.	2007-10-04
Apparatus and Method for Improving Drive-Strength and Leakage of Deep Submicron MOS Transistors App 20070069306 - Kapoor; Ashok Kumar ; et al.	2007-03-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.