Stonelake; Paul
Patent Applications and Registrations
Patent applications and USPTO patent grants for Stonelake; Paul.The latest application filed is for "memory tiering using pcie connected far memory".
- Stonelake; Paul - San Jose CA
- Stonelake; Paul - Santa Clara CA
| Patent | Date |
|---|---|
| MEMORY TIERING USING PCIe CONNECTED FAR MEMORY App 20220283949 - Ray; Anirban ; et al. | 2022-09-08 |
| Wear Leveling Based On Sub-group Write Counts In A Memory Sub-system App 20220269598 - Stonelake; Paul ; et al. | 2022-08-25 |
| Low latency cache for non-volatile memory in a hybrid DIMM Grant 11,397,683 - Simionescu , et al. July 26, 2 | 2022-07-26 |
| Memory tiering using PCIe connected far memory Grant 11,379,373 - Ray , et al. July 5, 2 | 2022-07-05 |
| Wear leveling based on sub-group write counts in a memory sub-system Grant 11,360,885 - Stonelake , et al. June 14, 2 | 2022-06-14 |
| Minimizing Power Loss And Reset Time With Media Controller Suspend App 20220155840 - Adi; Frederick ; et al. | 2022-05-19 |
| Cache Operations In A Hybrid Dual In-line Memory Module App 20220027271 - Stonelake; Paul ; et al. | 2022-01-27 |
| Host Access Tracking In A Memory Sub-system App 20210405913 - Stonelake; Paul ; et al. | 2021-12-30 |
| Cache operations in a hybrid dual in-line memory module Grant 11,169,920 - Stonelake , et al. November 9, 2 | 2021-11-09 |
| NVMe DIRECT VIRTUALIZATION WITH CONFIGURABLE STORAGE App 20210311665 - Maharana; Parag R. ; et al. | 2021-10-07 |
| Synchronous Memory Bus Access To Storage Media App 20210271617 - Stonelake; Paul ; et al. | 2021-09-02 |
| Cpu Cache Flushing To Persistent Memory App 20210240624 - Stonelake; Paul ; et al. | 2021-08-05 |
| NVMe direct virtualization with configurable storage Grant 11,068,203 - Maharana , et al. July 20, 2 | 2021-07-20 |
| Synchronous memory bus access to storage media Grant 11,030,132 - Stonelake , et al. June 8, 2 | 2021-06-08 |
| CPU cache flushing to persistent memory Grant 11,016,890 - Stonelake , et al. May 25, 2 | 2021-05-25 |
| Managing Data Dependencies In A Transfer Pipeline Of A Hybrid Dimm App 20210089449 - Simionescu; Horia C. ; et al. | 2021-03-25 |
| Managing Data Dependencies For Out Of Order Processing In A Hybrid Dimm App 20210089450 - Simionescu; Horia C. ; et al. | 2021-03-25 |
| Low Latency Cache For Non-volatile Memory In A Hybrid Dimm App 20210089454 - Simionescu; Horia C. ; et al. | 2021-03-25 |
| MEMORY TIERING USING PCIe CONNECTED FAR MEMORY App 20210049101 - Ray; Anirban ; et al. | 2021-02-18 |
| Wear Leveling Based On Sub-group Write Counts In A Memory Sub-system App 20210019254 - Stonelake; Paul ; et al. | 2021-01-21 |
| Cache Operations In A Hybrid Dual In-line Memory Module App 20200089610 - STONELAKE; Paul ; et al. | 2020-03-19 |
| NVMe DIRECT VIRTUALIZATION WITH CONFIGURABLE STORAGE App 20200042246 - Maharana; Parag R. ; et al. | 2020-02-06 |
| Synchronous Memory Bus Access to Storage Media App 20190243788 - Stonelake; Paul ; et al. | 2019-08-08 |
| CPU Cache Flushing to Persistent Memory App 20190243759 - Stonelake; Paul ; et al. | 2019-08-08 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 