Stiffler; Jack J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Stiffler; Jack J..The latest application filed is for "method and apparatus for implementing high-performance, scaleable data processing and storage systems".

Company Profile

0.23.8

Stiffler; Jack J. - Marion MA US
Stiffler; Jack J. - Hopkinton MA
Stiffler; Jack J. - Concord MA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus for implementing high-performance, scaleable data processing and storage systems Grant 8,825,882 - Bopardikar , et al. September 2, 2	2014-09-02
Method And Apparatus For Implementing High-performance, Scaleable Data Processing And Storage Systems App 20120324159 - BOPARDIKAR; Raju C. ; et al.	2012-12-20
Method and apparatus for implementing high-performance, scaleable data processing and storage systems Grant 8,291,094 - Bopardikar , et al. October 16, 2	2012-10-16
Method and apparatus for implementing high-performance, scaleable data processing and storage systems Grant 8,281,022 - Bopardikar , et al. October 2, 2	2012-10-02
Integrated Procedure For Partitioning Network Data Services Among Multiple Subscribers App 20070294418 - Wils; Joris J. ; et al.	2007-12-20
Integrated procedure for partitioning network data services among multiple subscribers Grant 7,277,953 - Wils , et al. October 2, 2	2007-10-02
Method and apparatus for implementing high-performance, scaleable data processing and storage systems App 20060161678 - Bopardikar; Raju C. ; et al.	2006-07-20
Method and apparatus for implementing high-performance, scaleable data processing and storage systems App 20060161642 - Bopardikar; Raju C. ; et al.	2006-07-20
Memory-controller-embedded apparatus and procedure for achieving system-directed checkpointing without operating-system kernel support App 20060150010 - Stiffler; Jack J. ; et al.	2006-07-06
Method and apparatus for retaining error-control code protection across block-size discontinuities Grant 6,941,503 - Homberg , et al. September 6, 2	2005-09-06
Method and apparatus for determining connections in a crossbar switch Grant 6,848,017 - MacEachern , et al. January 25, 2	2005-01-25
Method And Apparatus For Improving The Efficiency Of Cache Memories Using Chained Metrics App 20030225974 - Bopardikar, Raju C. ; et al.	2003-12-04
Method and apparatus for improving the efficiency of cache memories using chained metrics Grant 6,654,855 - Bopardikar , et al. November 25, 2	2003-11-25
Method and apparatus for improving the efficiency of cache memories using stored activity measures Grant 6,640,285 - Bopardikar , et al. October 28, 2	2003-10-28
Integrated procedure for partitioning network data services among multiple subscribers App 20030004950 - Wils, Joris J. ; et al.	2003-01-02
Method and apparatus for determining connections in a crossbar switch App 20020181449 - MacEachern, Stuart P. ; et al.	2002-12-05
Remote checkpoint memory system and protocol for fault-tolerant computer system Grant 5,958,070 - Stiffler September 28, 1	1999-09-28
Main memory system and checkpointing protocol for fault-tolerant computer system Grant 5,864,657 - Stiffler January 26, 1	1999-01-26
Main memory system and checkpointing protocol for fault-tolerant computer system Grant 5,787,243 - Stiffler July 28, 1	1998-07-28
Main memory system and checkpointing protocol for a fault-tolerant computer system using a read buffer Grant 5,745,672 - Stiffler April 28, 1	1998-04-28
Remote checkpoint memory system and protocol for fault-tolerant computer system Grant 5,737,514 - Stiffler April 7, 1	1998-04-07
Shared computer resource allocation system having apparatus for informing a requesting computer of the identity and busy/idle status of shared resources by command code Grant 5,115,499 - Stiffler , et al. May 19, 1	1992-05-19
Control sequencer with dual microprogram counters for microdiagnostics Grant 4,841,434 - Mathewes, Jr. , et al. June 20, 1	1989-06-20
Memory back up system with one cache memory and two physically separated main memories Grant 4,819,154 - Stiffler , et al. April 4, 1	1989-04-04
Self-checking error correcting encoder/decoder Grant 4,736,376 - Stiffler April 5, 1	1988-04-05
Memory back-up system Grant 4,654,819 - Stiffler , et al. March 31, 1	1987-03-31
Modular computer system Grant 4,608,631 - Stiffler , et al. August 26, 1	1986-08-26
Self-checking computer circuitry Grant 4,541,094 - Stiffler , et al. September 10, 1	1985-09-10
Modular computer system Grant 4,484,273 - Stiffler , et al. November 20, 1	1984-11-20
High Reliability System Employing Subelement Redundancy Grant 3,805,039 - Stiffler April 16, 1	1974-04-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.