Stets, Robert J. JR.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Stets, Robert J. JR..The latest application filed is for "methods of factoring operating system functions, methods of converting operating systems, and related apparatus".

Company Profile

0.0.15

Stets, Robert J. JR. - Rochester NY
Stets, Robert J. JR. - Palo Alto CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods of factoring operating system functions, methods of converting operating systems, and related apparatus App 20050102678 - Hunt, Galen C. ; et al.	2005-05-12
Methods of factoring operating system functions, methods of converting operating systems, and related apparatus App 20050060716 - Hunt, Galen C. ; et al.	2005-03-17
Methods of factoring operating system functions, methods of converting operating systems, and related apparatus App 20050039195 - Hunt, Galen C. ; et al.	2005-02-17
Power-aware adaptation in an information server App 20050027952 - Mayo, Robert N. ; et al.	2005-02-03
Directing client requests in an information system using client-side information App 20050027873 - Mayo, Robert N. ; et al.	2005-02-03
Priority analysis of access transactions in an information system App 20050027662 - Mayo, Robert N. ; et al.	2005-02-03
Power-aware adaptation in a data center App 20040230848 - Mayo, Robert N. ; et al.	2004-11-18
Multiprocessor cache coherence system and method in which processor nodes and input/output nodes are equal participants App 20040148472 - Barroso, Luiz A. ; et al.	2004-07-29
System and method for limited fanout daisy chaining of cache invalidation requests in a shared-memory multiprocessor system App 20040064653 - Gharachorloo, Kourosh ; et al.	2004-04-01
Operating system application programming interfaces and methods of using operating systems App 20030177285 - Hunt, Galen C. ; et al.	2003-09-18
Method and system for detecting and resolving virtual address synonyms in a two-level cache hierarchy App 20030023814 - Barroso, Luiz Andre ; et al.	2003-01-30
Cache coherence protocol engine and method for processing memory transaction in distinct address subsets during interleaved time periods in a multiprocessor system App 20020046327 - Gharachorloo, Kourosh ; et al.	2002-04-18
Multiprocessor cache coherence system and method in which processor nodes and input/output nodes are equal participants App 20020010840 - Barroso, Luiz A. ; et al.	2002-01-24
System and method for limited fanout daisy chaining of cache invalidation requests in a shared-memory multiprocessor system App 20020007439 - Gharachorloo, Kourosh ; et al.	2002-01-17
Scalable multiprocessor system and cache coherence method App 20020007443 - Gharachorloo, Kourosh ; et al.	2002-01-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.