Stecker; Johannes
Patent Applications and Registrations
Patent applications and USPTO patent grants for Stecker; Johannes.The latest application filed is for "stacking technique for circuit devices".
Company Profile
0.20.22
- Stecker; Johannes - Munchen N/A DE
- Stecker; Johannes - Munich DE
- Stecker; Johannes - Muenchen DE
Patent Activity
| Patent | Date |
|---|---|
| Multi-port DRAM architecture for accessing different memory partitions Grant 8,914,589 - Gregorius , et al. December 16, 2 | 2014-12-16 |
| Method and system including plural memory controllers and a memory access control bus for accessing a memory device Grant 8,495,310 - Gregorius , et al. July 23, 2 | 2013-07-23 |
| Memory system with extended memory density capability Grant 8,271,827 - Bilger , et al. September 18, 2 | 2012-09-18 |
| Distributed command and address bus architecture for a memory module having portions of bus lines separately disposed Grant 8,161,219 - Bruennert , et al. April 17, 2 | 2012-04-17 |
| Method and apparatus for determining a skew Grant 8,144,755 - Bruennert , et al. March 27, 2 | 2012-03-27 |
| Multi-die memory, apparatus and multi-die memory stack Grant 8,120,958 - Bilger , et al. February 21, 2 | 2012-02-21 |
| Bus termination system and method Grant 8,041,865 - Bruennert , et al. October 18, 2 | 2011-10-18 |
| Memory circuit Grant 8,015,438 - Bruennert , et al. September 6, 2 | 2011-09-06 |
| Integrated circuit with wireless connection Grant 7,928,525 - Bilger , et al. April 19, 2 | 2011-04-19 |
| Method and apparatus for storage device with a logic unit and method for manufacturing same Grant 7,920,433 - Bilger , et al. April 5, 2 | 2011-04-05 |
| Stacking Technique for Circuit Devices App 20110034045 - Bilger; Christoph ; et al. | 2011-02-10 |
| High speed memory architecture Grant 7,848,153 - Bruennert , et al. December 7, 2 | 2010-12-07 |
| Command protocol for integrated circuits Grant 7,844,798 - Gartner , et al. November 30, 2 | 2010-11-30 |
| Horizontal dual in-line memory modules Grant 7,771,206 - Bruennert , et al. August 10, 2 | 2010-08-10 |
| Distributed Command and Address Bus Architecture App 20100082871 - Bruennert; Michael ; et al. | 2010-04-01 |
| Multi Master Dram Architecture App 20100077157 - Gregorius; Peter ; et al. | 2010-03-25 |
| Multi-port Dram Architecture App 20100077139 - GREGORIUS; PETER ; et al. | 2010-03-25 |
| Horizontal Dual In-line Memory Modules App 20100062621 - BRUENNERT; MICHAEL ; et al. | 2010-03-11 |
| High Speed Memory Architecture App 20100046266 - Bruennert; Michael ; et al. | 2010-02-25 |
| Stacked Memory Module App 20100032820 - Bruennert; Michael ; et al. | 2010-02-11 |
| Bus Termination System and Method App 20100030934 - Bruennert; Michael ; et al. | 2010-02-04 |
| Method For Controlling A Memory Module And Memory Control Unit App 20090287957 - Bilger; Christoph ; et al. | 2009-11-19 |
| Integrated circuit with wireless connection App 20090267084 - Bilger; Christoph ; et al. | 2009-10-29 |
| Integrated Circuit with Improved Data Rate App 20090267678 - Bilger; Christoph ; et al. | 2009-10-29 |
| DRAM with Page Access App 20090190432 - BILGER; Christoph ; et al. | 2009-07-30 |
| Memory Device, Method For Accessing A Memory Device And Method For Its Manufacturing App 20090175115 - Bilger; Christoph ; et al. | 2009-07-09 |
| Method And Apparatus For Storage Device With A Logic Unit And Method For Manufacturing Same App 20090175100 - Bilger; Christoph ; et al. | 2009-07-09 |
| Multi-die Memory, Apparatus and Multi-die Memory Stack App 20090161401 - Bilger; Christoph ; et al. | 2009-06-25 |
| Command Protocol for Integrated Circuits App 20090158010 - Gartner; Andreas ; et al. | 2009-06-18 |
| Memory System With Extended Memory Density Capability App 20090150710 - Bilger; Christoph ; et al. | 2009-06-11 |
| Method and Apparatus for Determining a Skew App 20090141843 - Bruennert; Michael ; et al. | 2009-06-04 |
| Memory Circuit App 20090144583 - Bruennert; Michael ; et al. | 2009-06-04 |
| Method And Apparatus For Monitoring A Memory Device App 20090129189 - Bilger; Christoph ; et al. | 2009-05-21 |
| Semiconductor memory arrangement with branched control and address bus Grant 7,411,843 - Ruckerbauer , et al. August 12, 2 | 2008-08-12 |
| Semiconductor memory array with serial control/address bus Grant 7,397,684 - Ruckerbauer , et al. July 8, 2 | 2008-07-08 |
| Semiconductor memory arrangement with branched control and address bus App 20070058409 - Ruckerbauer; Hermann ; et al. | 2007-03-15 |
| Semiconductor memory array with serial control/address bus App 20070058408 - Ruckerbauer; Hermann ; et al. | 2007-03-15 |
| Temperature independent oscillator Grant 5,870,345 - Stecker February 9, 1 | 1999-02-09 |
| Integrated buffer circuit which functions independently of fluctuations on the supply voltage Grant 5,774,014 - Stecker , et al. June 30, 1 | 1998-06-30 |
| Semiconductor component with protective structure for protecting against electrostatic discharge Grant 5,646,434 - Chrysostomides , et al. July 8, 1 | 1997-07-08 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 