Stansfield; Anthony I.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Stansfield; Anthony I..The latest application filed is for "methods and systems for reducing leakage current in semiconductor circuits".

Company Profile

0.9.6

Stansfield; Anthony I. - Bristol GB
Stansfield; Anthony I. - North Somerset GB
Stansfield; Anthony I. - Hotwells GB

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Loosely-biased heterogeneous reconfigurable arrays Grant 7,471,643 - Stansfield December 30, 2	2008-12-30
Loosely-biased heterogeneous reconfigurable arrays Grant 7,461,234 - Ray , et al. December 2, 2	2008-12-02
Methods and systems for reducing leakage current in semiconductor circuits Grant 7,315,201 - Marshall , et al. January 1, 2	2008-01-01
Methods and Systems for Reducing Leakage Current in Semiconductor Circuits App 20070241811 - Marshall; Alan ; et al.	2007-10-18
Methods and systems for reducing leakage current in semiconductor circuits Grant 7,233,197 - Marshall , et al. June 19, 2	2007-06-19
Loosely-biased heterogeneous reconfigurable arrays App 20050257024 - Ray, Nicholas John Charles ; et al.	2005-11-17
Methods and systems for reducing leakage current in semiconductor circuits Grant 6,946,903 - Marshall , et al. September 20, 2	2005-09-20
Methods and systems for reducing leakage current in semiconductor circuits App 20050083107 - Marshall, Alan ; et al.	2005-04-21
Low-power voltage modulation circuit for pass devices Grant 6,859,084 - Stansfield , et al. February 22, 2	2005-02-22
Methods and systems for reducing leakage current in semiconductor circuits App 20050024121 - Marshall, Alan ; et al.	2005-02-03
Low-power voltage modulation circuit for pass devices App 20040032289 - Stansfield, Anthony I. ; et al.	2004-02-19
Loosely-biased heterogeneous reconfigurable arrays App 20040001445 - Stansfield, Anthony I.	2004-01-01
Cache memory system including a RAM for storing data and CAM cell arrays for storing virtual and physical addresses Grant 5,574,875 - Stansfield , et al. November 12, 1	1996-11-12
Cam with additional row cells connected to match line Grant 5,491,703 - Barnaby , et al. February 13, 1	1996-02-13
Programmable logic device with memory that can store routing data of logic data Grant 5,473,267 - Stansfield December 5, 1	1995-12-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.