loadpatents
name:-0.03392505645752
name:-0.02667498588562
name:-0.0083417892456055
Srinivasan; Srikanth T. Patent Filings

Srinivasan; Srikanth T.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Srinivasan; Srikanth T..The latest application filed is for "system, apparatus and method for symbolic store address generation for data-parallel processor".

Company Profile
10.39.42
  • Srinivasan; Srikanth T. - Portland OR
  • Srinivasan; Srikanth T. - Durham NC
  • Srinivasan, Srikanth T. - Beaverton OR
  • Srinivasan; Srikanth T - Durham NC
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System, apparatus and method for program order queue (POQ) to manage data dependencies in processor having multiple instruction queues
Grant 11,243,775 - Ayupov , et al. February 8, 2
2022-02-08
System, apparatus and method for symbolic store address generation for data-parallel processor
Grant 11,188,341 - Cook , et al. November 30, 2
2021-11-30
Gather-scatter cache architecture having plurality of tag and data banks and arbiter for single program multiple data (SPMD) processor
Grant 10,896,141 - Cook , et al. January 19, 2
2021-01-19
System, Apparatus And Method For Symbolic Store Address Generation For Data-Parallel Processor
App 20200310817 - Cook; Jeffrey J. ;   et al.
2020-10-01
Gather-Scatter Cache Architecture For Single Program Multiple Data (SPMD) Processor
App 20200310992 - Cook; Jeffrey J. ;   et al.
2020-10-01
System, Apparatus And Method For Program Order Queue (POQ) To Manage Data Dependencies In Processor Having Multiple Instruction Queues
App 20200310815 - Ayupov; Andrey ;   et al.
2020-10-01
Methods and systems for performing a calculation across a memory array
Grant 10,418,098 - Srinivasan , et al. Sept
2019-09-17
Scheduler implementing dependency matrix having restricted entries
Grant 10,235,180 - Srinivasan , et al.
2019-03-19
Pre-post Retire Hybrid Hardware Lock Elision (hle) Scheme
App 20190065160 - Akkary; Haitham ;   et al.
2019-02-28
Methods And Systems For Performing A Calculation Across A Memory Array
App 20190043572 - SRINIVASAN; SRIKANTH T. ;   et al.
2019-02-07
Method and apparatus for implementing dynamic portbinding within a reservation station
Grant 9,904,553 - Sutanto , et al. February 27, 2
2018-02-27
Post-retire Scheme For Tracking Tentative Accesses During Transactional Execution
App 20180011748 - Akkary; Haitham ;   et al.
2018-01-11
Post-retire scheme for tracking tentative accesses during transactional execution
Grant 9,798,590 - Akkary , et al. October 24, 2
2017-10-24
Instruction and logic for non-blocking register reclamation
Grant 9,652,236 - Srinivasan , et al. May 16, 2
2017-05-16
Method And Apparatus For Implementing Dynamic Portbinding Within A Reservation Station
App 20170024213 - SUTANTO; Bambang ;   et al.
2017-01-26
Two level re-order buffer
Grant 9,495,159 - Dechene , et al. November 15, 2
2016-11-15
Method and apparatus for implementing dynamic portbinding within a reservation station
Grant 9,372,698 - Sutanto , et al. June 21, 2
2016-06-21
Enhanced loop streaming detector to drive logic optimization
Grant 9,354,875 - Merten , et al. May 31, 2
2016-05-31
Critical section detection and prediction mechanism for hardware lock elision
Grant 9,262,173 - Akkary , et al. February 16, 2
2016-02-16
Store address prediction for memory disambiguation in a processing device
Grant 9,244,827 - Kim , et al. January 26, 2
2016-01-26
Instruction and Logic for Non-Blocking Register Reclamation
App 20150178077 - SRINIVASAN; SRIKANTH T. ;   et al.
2015-06-25
Two Level Re-order Buffer
App 20150095627 - DECHENE; Mark J. ;   et al.
2015-04-02
Store Address Prediction For Memory Disambiguation In A Processing Device
App 20150089186 - Kim; Ho-Seop ;   et al.
2015-03-26
Method And Apparatus For Implementing Dynamic Portbinding Within A Reservation Station
App 20150007188 - SUTANTO; Bambang ;   et al.
2015-01-01
Integration of processor and input/output hub
Grant 8,850,250 - Looi , et al. September 30, 2
2014-09-30
Limiting false wakeups of computing device components coupled via links
Grant 8,812,878 - Tan , et al. August 19, 2
2014-08-19
Prediction-based Thread Selection In A Multithreading Processor
App 20140201505 - Merten; Matthew C. ;   et al.
2014-07-17
Dynamic and idle power reduction sequence using recombinant clock and power gating
Grant 8,782,456 - Tan , et al. July 15, 2
2014-07-15
Enhanced Loop Streaming Detector To Drive Logic Optimization
App 20140189306 - Merten; Matthew C. ;   et al.
2014-07-03
Scheduler Implementing Dependency Matrix Having Restricted Entries
App 20140181476 - Srinivasan; Srikanth T. ;   et al.
2014-06-26
Late lock acquire mechanism for hardware lock elision (HLE)
Grant 8,627,030 - Akkary , et al. January 7, 2
2014-01-07
Later Stage Read Port Reduction
App 20130339689 - Srinivasan; Srikanth T. ;   et al.
2013-12-19
Critical section detection and prediction mechanism for hardware lock elision
Grant 8,190,859 - Akkary , et al. May 29, 2
2012-05-29
Critical Section Detection And Prediction Mechanism For Hardware Lock Elision
App 20120117333 - Akkary; Haitham ;   et al.
2012-05-10
Dynamic And Idle Power Reduction Sequence Using Recombinant Clock And Power Gating
App 20110296222 - Tan; Sin S. ;   et al.
2011-12-01
Integration Of Processor And Input/output Hub
App 20110296216 - Looi; Lily Pao ;   et al.
2011-12-01
System and method for reservation station load dependency matrix
Grant 7,958,336 - Lahav , et al. June 7, 2
2011-06-07
Technique to enable store forwarding during long latency instruction execution
Grant 7,900,023 - Rajwar , et al. March 1, 2
2011-03-01
Squelch Filtration To Limit False Wakeups
App 20100332868 - Tan; Sin S. ;   et al.
2010-12-30
Scalable rename map table recovery
Grant 7,711,932 - Akkary , et al. May 4, 2
2010-05-04
System And Method For Reservation Station Load Dependency Matrix
App 20090328057 - LAHAV; Sagi ;   et al.
2009-12-31
Late Lock Acquire Mechanism For Hardware Lock Elision (hle)
App 20090119459 - Akkary; Haitham ;   et al.
2009-05-07
Technique to enable store forwarding during long latency instruction execution
App 20090063773 - Rajwar; Ravi ;   et al.
2009-03-05
Back-end renaming in a continual flow processor pipeline
Grant 7,487,337 - Akkary , et al. February 3, 2
2009-02-03
Critical section detection and prediction mechanism for hardware lock elision
App 20080115042 - Akkary; Haitham ;   et al.
2008-05-15
Method and apparatus to reduce misprediction penalty by exploiting exact convergence
Grant 7,363,477 - Srinivasan , et al. April 22, 2
2008-04-22
Post-retire scheme for tracking tentative accesses during transactional execution
App 20080065864 - Akkary; Haitham ;   et al.
2008-03-13
Method and apparatus for instruction latency tolerant execution in an out-of-order pipeline
App 20060277398 - Akkary; Haitham H. ;   et al.
2006-12-07
Runahead execution in a central processing unit
App 20060149931 - Haitham; Akkary ;   et al.
2006-07-06
Method and apparatus to reduce misprediction penalty by exploiting exact convergence
App 20050138480 - Srinivasan, Srikanth T. ;   et al.
2005-06-23
Scalable rename map table recovery
App 20050120192 - Akkary, Haitham H. ;   et al.
2005-06-02
Single-version data cache with multiple checkpoint support
App 20050120179 - Akkary, Haitham H. ;   et al.
2005-06-02
Checkpoint-based register reclamation
App 20050120191 - Akkary, Haitham H. ;   et al.
2005-06-02
Microprocessor having a page prefetch cache for database applications
Grant 6,848,028 - Sugumar , et al. January 25, 2
2005-01-25
Method and apparatus for recycling candidate branch outcomes after a wrong-path execution in a superscalar processor
App 20040255104 - Akkary, Haitham H. ;   et al.
2004-12-16
Method for employing a page prefetch cache for database applications
Grant 6,829,680 - Sugumar , et al. December 7, 2
2004-12-07
Method and apparatus for reducing wrong path execution in a speculative multi-threaded processor
App 20040225870 - Srinivasan, Srikanth T. ;   et al.
2004-11-11
Runtime critical load/data ordering
Grant 6,782,469 - Wilkerson , et al. August 24, 2
2004-08-24
Incorporating trigger loads in branch histories for branch prediction
Grant 6,779,108 - Ju , et al. August 17, 2
2004-08-17
Critical loads guided data prefetching
Grant 6,760,816 - Ju , et al. July 6, 2
2004-07-06
Least critical used replacement with critical cache
Grant 6,662,273 - Wilkerson , et al. December 9, 2
2003-12-09
Load based branch prediction
App 20020078331 - Ju, Dz-ching ;   et al.
2002-06-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed