Srinivasan; Radhika

Patent Applications and Registrations

Patent applications and USPTO patent grants for Srinivasan; Radhika.The latest application filed is for "vertical thermal nitride mask (anti-collar) and processing thereof".

Company Profile

0.11.2

Srinivasan; Radhika - Mahwah NJ
Srinivasan; Radhika - Ramsey NJ
Srinivasan; Radhika - Wappinger Falls NY
Srinivasan; Radhika - Wappingers Falls NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Vertical thermal nitride mask (anti-collar) and processing thereof Grant 6,797,582 - Gluschenkov , et al. September 28, 2	2004-09-28
Vertical thermal nitride mask (anti-collar) and processing thereof App 20030203587 - Gluschenkov, Oleg ; et al.	2003-10-30
A 3-d Microelectronic Structure Including A Vertical Thermal Nitride Mask App 20030107111 - Gluschenkov, Oleg ; et al.	2003-06-12
Method and device for array threshold voltage control by trapped charge in trench isolation Grant 6,348,394 - Mandelman , et al. February 19, 2	2002-02-19
Method of controllably forming a LOCOS oxide layer over a portion of a vertically extending sidewall of a trench extending into a semiconductor substrate Grant 6,153,474 - Ho , et al. November 28, 2	2000-11-28
Shallow trench isolation (STI) with bilayer of oxide-nitride for VLSI applications Grant 6,140,208 - Agahi , et al. October 31, 2	2000-10-31
Insitu doped metal policide Grant 6,130,145 - Ilg , et al. October 10, 2	2000-10-10
Method for forming electrical isolation for semiconductor devices Grant 6,074,903 - Rengarajan , et al. June 13, 2	2000-06-13
Three-dimensional device layout with sub-groundrule features Grant 5,893,735 - Stengl , et al. April 13, 1	1999-04-13
Buried strap formation in a DRAM trench capacitor Grant 5,844,266 - Stengl , et al. December 1, 1	1998-12-01
Buried-strap formation in a dram trench capacitor Grant 5,827,765 - Stengl , et al. October 27, 1	1998-10-27
Three-dimensional device layout having a trench capacitor Grant 5,792,685 - Hammerl , et al. August 11, 1	1998-08-11
Storage node process for deep trench-based DRAM Grant 5,656,535 - Ho , et al. August 12, 1	1997-08-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.