SRINIVAS; Vaishnav

Patent Applications and Registrations

Patent applications and USPTO patent grants for SRINIVAS; Vaishnav.The latest application filed is for "improved clocking scheme to receive data".

Company Profile

1.36.37

SRINIVAS; Vaishnav - Oceanside CA
Srinivas; Vaishnav - San Diego CA
Srinivas; Vaishnav - Los Angeles CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Improved Clocking Scheme to Receive Data App 20210303020 - AQUIL; Farrukh ; et al.	2021-09-30
System and method for compensating for SDRAM signal timing drift through periodic write training Grant 11,120,863 - Aquil , et al. September 14, 2	2021-09-14
System And Method For Compensating For Sdram Signal Timing Drift Through Periodic Write Training App 20210233579 - AQUIL; FARRUKH ; et al.	2021-07-29
Memory interface with adjustable voltage and termination and methods of use Grant 10,613,613 - Brunolli , et al.	2020-04-07
Dynamic random access memory (DRAM) backchannel communication systems and methods Grant 10,224,081 - West , et al.	2019-03-05
Low-power clocking for a high-speed memory interface Grant 10,169,262 - West , et al. J	2019-01-01
Memory Interface With Adjustable Voltage And Termination And Methods Of Use App 20180129267 - BRUNOLLI; Michael ; et al.	2018-05-10
Dynamic Random Access Memory (dram) Backchannel Communication Systems And Methods App 20180114553 - West; David Ian ; et al.	2018-04-26
Providing memory training of dynamic random access memory (DRAM) systems using port-to-port loopbacks, and related methods, systems, and apparatuses Grant 9,947,377 - Srinivas , et al. April 17, 2	2018-04-17
Memory interface with adjustable voltage and termination and methods of use Grant 9,910,482 - Brunolli , et al. March 6, 2	2018-03-06
Dynamic random access memory (DRAM) backchannel communication systems and methods Grant 9,881,656 - West , et al. January 30, 2	2018-01-30
Method and apparatus for routing die signals using external interconnects Grant 9,871,012 - Srinivas , et al. January 16, 2	2018-01-16
Providing Memory Training Of Dynamic Random Access Memory (dram) Systems Using Port-to-port Loopbacks, And Related Methods, Systems, And Apparatuses App 20170278554 - Srinivas; Vaishnav ; et al.	2017-09-28
Providing memory training of dynamic random access memory (DRAM) systems using port-to-port loopbacks, and related methods, systems, and apparatuses Grant 9,767,868 - Srinivas , et al. September 19, 2	2017-09-19
Systems And Methods For Individually Configuring Dynamic Random Access Memories Sharing A Common Command Access Bus App 20170236572 - AQUIL; FARRUKH ; et al.	2017-08-17
Systems And Methods For Individually Configuring Dynamic Random Access Memories Sharing A Common Command Access Bus App 20170236567 - AQUIL; FARRUKH ; et al.	2017-08-17
Systems and methods for individually configuring dynamic random access memories sharing a common command access bus Grant 9,734,890 - Aquil , et al. August 15, 2	2017-08-15
Systems and methods for individually configuring dynamic random access memories sharing a common command access bus Grant 9,734,878 - Aquil , et al. August 15, 2	2017-08-15
Dynamic control of signaling power based on an error rate Grant 9,633,698 - Chun , et al. April 25, 2	2017-04-25
Memory Interface With Adjustable Voltage And Termination And Methods Of Use App 20170090546 - Brunolli; Michael ; et al.	2017-03-30
Low-power Clocking For A High-speed Memory Interface App 20170017587 - West; David ; et al.	2017-01-19
Wide-band duty cycle correction circuit Grant 9,438,208 - Sridhar , et al. September 6, 2	2016-09-06
Delay circuit Grant 9,397,646 - Singh , et al. July 19, 2	2016-07-19
Metal-insulator-metal capacitor structures Grant 9,312,326 - Jakushokas , et al. April 12, 2	2016-04-12
Delay Circuit App 20160079971 - Singh; Guneet ; et al.	2016-03-17
Method and apparatus for selectively terminating signals on a bidirectional bus based on bus speed Grant 9,246,716 - Chun , et al. January 26, 2	2016-01-26
Wide-band Duty Cycle Correction Circuit App 20150358001 - Sridhar; Shraddha ; et al.	2015-12-10
Dynamic Control Of Signaling Power Based On An Error Rate App 20150332735 - CHUN; Dexter Tamio ; et al.	2015-11-19
Capacitor, Resistor And Resistor-capacitor Components App 20150294970 - Jakushokas; Renatas ; et al.	2015-10-15
Metal-insulator-metal Capacitor Structures App 20150221716 - Jakushokas; Renatas ; et al.	2015-08-06
Serial Data Transmission For Dynamic Random Access Memory (dram) Interfaces App 20150213850 - Srinivas; Vaishnav ; et al.	2015-07-30
Providing Memory Training Of Dynamic Random Access Memory (dram) Systems Using Port-to-port Loopbacks, And Related Methods, Systems, And Apparatuses App 20150213849 - Srinivas; Vaishnav ; et al.	2015-07-30
Method and apparatus for selectively terminating signals on a bidirectional bus based on bus speed Grant 9,088,445 - Chun , et al. July 21, 2	2015-07-21
Dynamic Random Access Memory (dram) Backchannel Communication Systems And Methods App 20150194197 - West; David Ian ; et al.	2015-07-09
Method And Apparatus For Selectively Terminating Signals On A Bidirectional Bus Based On Bus Speed App 20150194959 - CHUN; Dexter Tamio ; et al.	2015-07-09
Metal-insulator-metal capacitor structures Grant 9,041,148 - Jakushokas , et al. May 26, 2	2015-05-26
Integrated circuit floorplan for compact clock distribution Grant 9,032,358 - Srinivas , et al. May 12, 2	2015-05-12
Measure-based delay circuit Grant 8,957,714 - Srinivas , et al. February 17, 2	2015-02-17
Metal-insulator-metal Capacitor Structures App 20140367757 - Jakushokas; Renatas ; et al.	2014-12-18
Measure-Based Delay Circuit App 20140266357 - Srinivas; Vaishnav ; et al.	2014-09-18
Method And Apparatus For Selectively Terminating Signals On A Bidirectional Bus Based On Bus Speed App 20140253173 - Chun; Dexter T. ; et al.	2014-09-11
Integrated Circuit Floorplan For Compact Clock Distribution App 20140253228 - Srinivas; Vaishnav ; et al.	2014-09-11
Method And Apparatus For Routing Die Signals Using External Interconnects App 20140061642 - Srinivas; Vaishnav ; et al.	2014-03-06
High signal level compliant input/output circuits Grant 8,593,203 - Shankar , et al. November 26, 2	2013-11-26
Orthogonal data link, and associated methods Grant 8,363,538 - Bois , et al. January 29, 2	2013-01-29
High signal level compliant input/output circuits Grant 8,138,814 - Shankar , et al. March 20, 2	2012-03-20
High signal level compliant input/output circuits Grant 8,106,699 - Shankar , et al. January 31, 2	2012-01-31
Low voltage differential signaling driver with programmable on-chip resistor termination Grant 8,008,944 - Dixit , et al. August 30, 2	2011-08-30
Break-before-make predriver and level-shifter Grant 7,843,234 - Srinivas , et al. November 30, 2	2010-11-30
High signal level compliant input/output circuits Grant 7,804,334 - Shankar , et al. September 28, 2	2010-09-28
High signal level compliant input/output circuits Grant 7,772,887 - Shankar , et al. August 10, 2	2010-08-10
Systems and methods for testing packaged dies Grant 7,772,831 - Kazi , et al. August 10, 2	2010-08-10
Voltage tolerant floating N-well circuit Grant 7,768,299 - Gupta , et al. August 3, 2	2010-08-03
Low Voltage Differential Signaling Driver With Programmable On-chip Resistor Termination App 20100127736 - DIXIT; ABHAY S. ; et al.	2010-05-27
High Signal Level Compliant Input/output Circuits App 20100026364 - Shankar; Vijay ; et al.	2010-02-04
High Signal Level Compliant Input/output Circuits App 20100026348 - Shankar; Vijay ; et al.	2010-02-04
High Signal Level Compliant Input/output Circuits App 20100026363 - Shankar; Vijay ; et al.	2010-02-04
High Signal Level Compliant Input/output Circuits App 20100026362 - Shankar; Vijay ; et al.	2010-02-04
High Signal Level Compliant Input/output Circuits App 20100030924 - Shankar; Vijay ; et al.	2010-02-04
Clock signal generation techniques for memories that do not generate a strobe Grant 7,656,743 - Srinivas , et al. February 2, 2	2010-02-02
Digital output driver and input buffer using thin-oxide field effect transistors Grant 7,605,618 - Srinivas , et al. October 20, 2	2009-10-20
Voltage Tolerant Floating N-well Circuit App 20090033400 - Gupta; Abheek ; et al.	2009-02-05
Encoded multi-access bus system and method Grant 7,302,020 - Bois , et al. November 27, 2	2007-11-27
Digital output driver and input buffer using thin-oxide field effect transistors App 20070159218 - Srinivas; Vaishnav ; et al.	2007-07-12
Clock signal generation techniques for memories that do not generate a strobe App 20070104015 - Srinivas; Vaishnav ; et al.	2007-05-10
Systems and methods for testing packaged dies App 20060214276 - Kazi; Tauseef ; et al.	2006-09-28
Systems and methods for testing packaged dies Grant 7,075,175 - Kazi , et al. July 11, 2	2006-07-11
Systems and methods for testing packaged dies App 20050236703 - Kazi, Tauseef ; et al.	2005-10-27
Break before make predriver and level-shifter App 20050231260 - Srinivas, Vaishnav ; et al.	2005-10-20
Encoded multi-access bus system and method App 20030214978 - Bois, Karl Joseph ; et al.	2003-11-20
Orthogonal data link, and associated methods App 20030214904 - Bois, Karl Joseph ; et al.	2003-11-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.