SRIDHARAN; Mahesh

Patent Applications and Registrations

Patent applications and USPTO patent grants for SRIDHARAN; Mahesh.The latest application filed is for "extensible framework for executable annotations in electronic content".

Company Profile

7.9.10

SRIDHARAN; Mahesh - Hyderabad IN
Sridharan; Mahesh - San Diego CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Extensible Framework For Executable Annotations In Electronic Content App 20210334310 - JAIN; Mitali ; et al.	2021-10-28
Extensible framework for executable annotations in electronic content Grant 11,055,361 - Jain , et al. July 6, 2	2021-07-06
Using change of scene to trigger automatic image capture Grant 11,057,558 - Tiwari , et al. July 6, 2	2021-07-06
Multi-region detection for images Grant 10,902,277 - Agarwal , et al. January 26, 2	2021-01-26
Contact-note application and services Grant 10,750,001 - Shukla , et al. A	2020-08-18
Multi-region Image Scanning App 20200218924 - TIWARI; Onkar Nath ; et al.	2020-07-09
Extensible Framework For Executable Annotations In Electronic Content App 20200218762 - JAIN; Mitali ; et al.	2020-07-09
Automatic Image Capture Mode Based On Changes In A Target Region App 20200213508 - AGARWAL; Abhishek ; et al.	2020-07-02
Using Change Of Scene To Trigger Automatic Image Capture App 20200213509 - TIWARI; Onkar Nath ; et al.	2020-07-02
Automatic image capture mode based on changes in a target region Grant 10,686,983 - Agarwal , et al.	2020-06-16
Contact-note Application And Services App 20200112630 - Shukla; Swadheen ; et al.	2020-04-09
Multi-region Detection For Images App 20200082195 - AGARWAL; Abhishek ; et al.	2020-03-12
Contact-note application and services Grant 10,536,569 - Shukla , et al. Ja	2020-01-14
Contact-note Application And Services App 20170180526 - Shukla; Swadheen ; et al.	2017-06-22
Methods and apparatus for clock simulation with calibration Grant 8,407,037 - Cai , et al. March 26, 2	2013-03-26
Systems and methods for improving digital system simulation speed by clock phase gating Grant 8,140,316 - Kazi , et al. March 20, 2	2012-03-20
Systems And Methods For Improving Digital System Simulation Speed By Clock Phase Gating App 20100114551 - Kazi; Tauseef ; et al.	2010-05-06
Methods And Apparatus For Clock Simulation With Calibration App 20100114552 - Cai; Lukai ; et al.	2010-05-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.