Sproch; James D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sproch; James D..The latest application filed is for "method and apparatus for floating or applying voltage to a well of an integrated circuit".

Company Profile

1.10.9

Sproch; James D. - Monte Sereno CA
Sproch; James D. - Saratoga CA
Sproch; James D. - Rocky Point NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus for floating or applying voltage to a well of an integrated circuit Grant 10,741,538 - Moroz , et al. A	2020-08-11
Method and Apparatus for Floating or Applying Voltage to a Well of an Integrated Circuit App 20170330872 - Moroz; Victor ; et al.	2017-11-16
Method and apparatus for floating or applying voltage to a well of an integrated circuit Grant 9,728,528 - Moroz , et al. August 8, 2	2017-08-08
Method and apparatus for floating or applying voltage to a well of an integrated circuit Grant 9,287,253 - Moroz , et al. March 15, 2	2016-03-15
Method And Apparatus For Floating Or Applying Voltage To A Well Of An Integrated Circuit App 20150162320 - Moroz; Victor ; et al.	2015-06-11
ESD/antenna diodes for through-silicon vias Grant 8,999,766 - Su , et al. April 7, 2	2015-04-07
ESD/antenna diodes for through-silicon vias Grant 8,877,638 - Kawa , et al. November 4, 2	2014-11-04
Esd/antenna Diodes For Through-silicon Vias App 20140109027 - Su; Qing Su ; et al.	2014-04-17
Method and apparatus for floating or applying voltage to a well of an integrated circuit App 20130113547 - Moroz; Victor ; et al.	2013-05-09
Threshold Adjustment Of Transistors By Controlled S/d Underlap App 20130026575 - Moroz; Victor ; et al.	2013-01-31
Esd/antenna Diodes For Through-silicon Vias App 20120295433 - Su; Qing ; et al.	2012-11-22
ESD/antenna diodes for through-silicon vias Grant 8,264,065 - Su , et al. September 11, 2	2012-09-11
Esd/antenna Diodes For Through-silicon Vias App 20110095367 - Su; Qing ; et al.	2011-04-28
Method and system for pipe stage gating within an operating pipelined circuit for power savings Grant 6,247,134 - Sproch , et al. June 12, 2	2001-06-12
Virtual ground read only memory Grant 4,638,459 - Pechar, Jr. , et al. January 20, 1	1987-01-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.