Springer; Scott K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Springer; Scott K..The latest application filed is for "integrated circuits with peltier cooling provided by back-end wiring".

Company Profile

0.8.7

Springer; Scott K. - Burlington VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated circuits with Peltier cooling provided by back-end wiring Grant 10,103,083 - Koswatta , et al. October 16, 2	2018-10-16
Temperature-compliant integrated circuits Grant 9,928,335 - Johnson , et al. March 27, 2	2018-03-27
Integrated Circuits With Peltier Cooling Provided By Back-end Wiring App 20180053707 - Koswatta; Siyuranga O. ; et al.	2018-02-22
Integrated circuits with peltier cooling provided by back-end wiring Grant 9,773,717 - Koswatta , et al. September 26, 2	2017-09-26
Design Of Temperature-compliant Integrated Circuits App 20160357898 - Johnson; James M. ; et al.	2016-12-08
Method, system and program storage device for generating accurate performance targets for active semiconductor devices during new technology node development Grant 8,453,101 - Johnson , et al. May 28, 2	2013-05-28
Method, System And Program Storage Device For Generating Accurate Performance Targets For Active Semiconductor Devices During New Technology Node Development App 20130132925 - Johnson; James M. ; et al.	2013-05-23
System, method and program storage device for developing condensed netlists representative of groups of active devices in an integrated circuit and for modeling the performance of the integrated circuit based on the condensed netlists Grant 8,392,867 - Deng , et al. March 5, 2	2013-03-05
System, Method And Program Storage Device For Developing Condensed Netlists Representative Of Groups Of Active Devices In An Integrated Circuit And For Modeling The Performance Of The Integrated Circuit Based On The Condensed Netlists App 20120185812 - Deng; Yanqing ; et al.	2012-07-19
Efficient methodology for the accurate generation of customized compact model parameters from electrical test data Grant 8,032,349 - Loo , et al. October 4, 2	2011-10-04
Efficient Methodology For The Accurate Generation Of Customized Compact Model Parameters From Electrical Test Data App 20080183442 - Loo; Sim Y. ; et al.	2008-07-31
Method For Treating Parasitic Resistance, Capacitance, And Inductance In The Design Flow Of Integrated Circuit Extraction, Simulations, And Analyses App 20080028353 - Lu; Ning ; et al.	2008-01-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.