loadpatents
name:-0.00096011161804199
name:-0.017843008041382
name:-0.0004880428314209
Spikes, Jr.; Thomas E. Patent Filings

Spikes, Jr.; Thomas E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Spikes, Jr.; Thomas E..The latest application filed is for "eliminating dishing non-uniformity of a process layer".

Company Profile
0.12.0
  • Spikes, Jr.; Thomas E. - Round Rock TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Eliminating dishing non-uniformity of a process layer
Grant 6,599,174 - Spikes, Jr. July 29, 2
2003-07-29
Ultra short transistor channel length dictated by the width of a sidewall spacer
Grant 6,225,201 - Gardner , et al. May 1, 2
2001-05-01
High density trench fill due to new spacer fill method including isotropically etching silicon nitride spacers
Grant 6,194,283 - Gardner , et al. February 27, 2
2001-02-27
Method of manufacturing an isolation region in a semiconductor device using a flowable oxide-generating material
Grant 6,114,219 - Spikes, Jr. , et al. September 5, 2
2000-09-05
Method of making ultra thin gate oxide using aluminum oxide
Grant 6,100,204 - Gardner , et al. August 8, 2
2000-08-08
Method and structure for isolating semiconductor devices after transistor formation
Grant 6,074,904 - Spikes, Jr. , et al. June 13, 2
2000-06-13
Semiconductor device having gate electrodes with different gate insulators and fabrication thereof
Grant 6,064,102 - Gardner , et al. May 16, 2
2000-05-16
Flash memory device having high permittivity stacked dielectric and fabrication thereof
Grant 6,048,766 - Gardner , et al. April 11, 2
2000-04-11
Semiconductor device having nitrogen enhanced high permittivity gate insulating layer and fabrication thereof
Grant 5,963,810 - Gardner , et al. October 5, 1
1999-10-05
Small gate electrode MOSFET
Grant 5,942,787 - Gardner , et al. August 24, 1
1999-08-24
Method and structure for channel length reduction in insulated gate field effect transistors
Grant 5,929,496 - Gardner , et al. July 27, 1
1999-07-27
Wafer cleaning procedure useful in the manufacture of a non-volatile memory device
Grant 5,811,334 - Buller , et al. September 22, 1
1998-09-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed