Sperlich; Hans-Peter

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sperlich; Hans-Peter.The latest application filed is for "crystalline solar cell comprising a transparent, conductive layer between the front-side contacts and method for producing such ".

Company Profile

3.6.10

Sperlich; Hans-Peter - Dresden DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Crystalline solar cell comprising a transparent, conductive layer between the front-side contacts and method for producing such a solar cell Grant 11,444,211 - Sperlich , et al. September 13, 2	2022-09-13
Method for producing a solar cell, solar cell produced by this method and substrate carrier Grant 11,024,755 - Citarella , et al. June 1, 2	2021-06-01
Crystalline Solar Cell Comprising a Transparent, Conductive Layer Between the Front-Side Contacts and Method for Producing Such App 20200058806 - Sperlich; Hans-Peter ; et al.	2020-02-20
Method For Producing A Solar Cell, Solar Cell Produced By This Method And Substrate Carrier App 20190288130 - CITARELLA; Giuseppe ; et al.	2019-09-19
Integrated circuit device having openings in a layered structure Grant 8,158,485 - Kohler , et al. April 17, 2	2012-04-17
Layer Stack Including A Tungsten Layer App 20090236682 - Boubekeur; Hocine ; et al.	2009-09-24
Integrated Circuit Device Having Openings In A Layered Structure App 20080277760 - Kohler; Daniel ; et al.	2008-11-13
Method of forming a carbon layer on a substrate App 20080038462 - Vogt; Mirko ; et al.	2008-02-14
Method of forming an electrical isolation associated with a wiring level on a semiconductor wafer App 20070264819 - Offenberg; Dirk ; et al.	2007-11-15
Method of fabricating a groove-like structure in a semiconductor device App 20070212849 - Ludwig; Frank ; et al.	2007-09-13
Fabrication method for a semiconductor structure Grant 7,265,023 - Haupt , et al. September 4, 2	2007-09-04
Method of forming an electrical isolation associated with a wiring level on a semiconductor wafer App 20070090531 - Offenberg; Dirk ; et al.	2007-04-26
Fabrication method for a semiconductor structure App 20050245042 - Haupt, Moritz ; et al.	2005-11-03
Method for structuring metal by means of a carbon mask App 20050181604 - Sperlich, Hans-Peter ; et al.	2005-08-18
Method and apparatus for the treatment of objects, preferably wafers Grant 6,293,291 - Sperlich , et al. September 25, 2	2001-09-25
Method for fabricating a semiconductor structure Grant 6,245,640 - Claussen , et al. June 12, 2	2001-06-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.