Sparks; Terry G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sparks; Terry G..The latest application filed is for "etch method in the manufacture of an integrated circuit".

Company Profile

0.9.10

Sparks; Terry G. - Niskayuna NY
Sparks; Terry G. - Austin TX
Sparks; Terry G. - Montbonnot St. Martin FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Pseudo hybrid structure for low K interconnect integration Grant 7,955,968 - Leung , et al. June 7, 2	2011-06-07
Etch Method In The Manufacture Of An Integrated Circuit App 20110027999 - Sparks; Terry G. ; et al.	2011-02-03
Pseudo Hybrid Structure for Low K Interconnect Integration App 20100227471 - Leung; Pak K. ; et al.	2010-09-09
Conductive via formation utilizing electroplating Grant 7,741,218 - Sparks , et al. June 22, 2	2010-06-22
Method for Implant Imaging with Spin-on Hard Masks App 20090325106 - Conley; Willard E. ; et al.	2009-12-31
Method of making a contact on a backside of a die Grant 7,544,605 - Sparks , et al. June 9, 2	2009-06-09
Conductive Via Formation Utilizing Electroplating App 20080206984 - Sparks; Terry G. ; et al.	2008-08-28
Method Of Making A Contact On A Backside Of A Die App 20080119046 - Sparks; Terry G. ; et al.	2008-05-22
Method Of Forming A Through-substrate Via App 20080113505 - Sparks; Terry G. ; et al.	2008-05-15
Semiconductor device and method for forming a semiconductor device using post gate stack planarization Grant 6,924,184 - Cave , et al. August 2, 2	2005-08-02
Semiconductor fabrication process for modifying the profiles of patterned features Grant 6,884,727 - Zhang , et al. April 26, 2	2005-04-26
Semiconductor fabrication method for making small features Grant 6,858,542 - Sparks , et al. February 22, 2	2005-02-22
Method for forming a passivation layer for air gap formation Grant 6,838,354 - Goldberg , et al. January 4, 2	2005-01-04
Semiconductor device and method for forming a semiconductor device using post gate stack planarization App 20040183204 - Cave, Nigel G. ; et al.	2004-09-23
Semiconductor fabrication method for making small features App 20040142576 - Sparks, Terry G. ; et al.	2004-07-22
Method for forming a passivation layer for air gap formation and structure thereof App 20040119134 - Goldberg, Cindy K. ; et al.	2004-06-24
Semiconductor fabrication process for modifying the profiles of patterned features App 20040038536 - Zhang, Da ; et al.	2004-02-26
Semiconductor device, memory cell, and processes for forming them Grant 6,686,633 - Lage , et al. February 3, 2	2004-02-03
Process for forming a semiconductor device having an interconnect or conductive film electrically insulated from a conductive member or region Grant 6,184,073 - Lage , et al. February 6, 2	2001-02-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.