loadpatents
name:-0.0087430477142334
name:-0.0076498985290527
name:-0.00042200088500977
Sorani; Iris Patent Filings

Sorani; Iris

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sorani; Iris.The latest application filed is for "method and apparatus for monitor and mwait in a distributed cache architecture".

Company Profile
0.9.9
  • Sorani; Iris - Nahariya IL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Cache memory staged reopen
Grant 9,830,272 - Sorani , et al. November 28, 2
2017-11-28
Access type protection of memory reserved for use by processor logic
Grant 9,720,843 - Hildesheim , et al. August 1, 2
2017-08-01
Method and apparatus for monitor and MWAIT in a distributed cache architecture
Grant 9,239,789 - Offen , et al. January 19, 2
2016-01-19
Method And Apparatus For Monitor And Mwait In A Distributed Cache Architecture
App 20150286568 - Offen; Zeev ;   et al.
2015-10-08
Method and apparatus for MONITOR and MWAIT in a distributed cache architecture
Grant 9,081,687 - Offen , et al. July 14, 2
2015-07-14
Device, system and method of generating an execution instruction based on a memory-access instruction
Grant 9,063,729 - Naveh , et al. June 23, 2
2015-06-23
Access Type Protection Of Memory Reserved For Use By Processor Logic
App 20140189261 - HILDESHEIM; GUR ;   et al.
2014-07-03
Cache Memory Staged Reopen
App 20130318292 - Sorani; Iris ;   et al.
2013-11-28
Device, System And Method Of Generating An Execution Instruction Based On A Memory-Access Instruction
App 20130036317 - Naveh; Alon ;   et al.
2013-02-07
Device, system and method of generating an execution instruction based on a memory-access instruction
Grant 8,281,083 - Naveh , et al. October 2, 2
2012-10-02
Method And Apparatus For Monitor And Mwait In A Distributed Cache Architecture
App 20090172284 - Offen; Zeev ;   et al.
2009-07-02
Device, system and method of generating an execution instruction based on a memory-access instruction
App 20070005910 - Naveh; Alon ;   et al.
2007-01-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed