loadpatents
Patent applications and USPTO patent grants for Sood; Lal C..The latest application filed is for "bit line precharge in a bimos ram".
Patent | Date |
---|---|
Bit line precharge in a bimos ram Grant 4,899,317 - Hoekstra , et al. February 6, 1 | 1990-02-06 |
Output circuit in which induced switching noise is reduced by presetting pairs of output lines to opposite logic states Grant 4,724,340 - Sood February 9, 1 | 1988-02-09 |
High speed equalization in a memory Grant 4,712,197 - Sood December 8, 1 | 1987-12-08 |
Address transition pulse circuit Grant 4,614,883 - Sood , et al. September 30, 1 | 1986-09-30 |
High speed input buffer having substrate biasing to increase the transistor threshold voltage for level shifting Grant 4,612,461 - Sood September 16, 1 | 1986-09-16 |
Method and apparatus for selectively precharging column lines of a memory Grant 4,520,465 - Sood May 28, 1 | 1985-05-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.