Song; Jong-Heui

Patent Applications and Registrations

Patent applications and USPTO patent grants for Song; Jong-Heui.The latest application filed is for "methods of forming semiconductor devices".

Company Profile

0.13.15

Song; Jong-Heui - Gyeonggi-do KR
Song; Jong-heui - Suwon-si KR
Song; Jong-Heui - Seongnam-si KR
Song, Jong-Heui - Suwon-city KR
Song; Jong-Heui - Suwon KR
Song; Jong-Heui - Kyunggi-do KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods of forming dual damascene structures Grant 8,372,198 - Seo , et al. February 12, 2	2013-02-12
Methods of forming semiconductor devices Grant 8,039,345 - Jeon , et al. October 18, 2	2011-10-18
Methods of manufacturing a semiconductor device using a layer suspended across a trench Grant 8,003,487 - Cho , et al. August 23, 2	2011-08-23
Methods of Forming Semiconductor Devices App 20110059602 - Jeon; Kyung-yub ; et al.	2011-03-10
Methods of fabricating semiconductor device including fin-fet Grant 7,745,290 - Seo , et al. June 29, 2	2010-06-29
Phase change memory devices and methods for fabricating the same Grant 7,667,221 - Song , et al. February 23, 2	2010-02-23
Methods Of Manufacturing A Semiconductor Device Using A Layer Suspended Across A Trench App 20090162989 - Cho; Du-Hyun ; et al.	2009-06-25
Method of manufacturing integrated circuit device including recessed channel transistor Grant 7,531,414 - Park , et al. May 12, 2	2009-05-12
Methods of forming a conductive pattern in semiconductor devices and methods of manufacturing semiconductor devices having a conductive pattern App 20090117723 - Kim; Jong-Kyu ; et al.	2009-05-07
Dual Damascene Structure App 20080152866 - Seo; Jun ; et al.	2008-06-26
Methods of Forming Dual Damascene Structures App 20080149021 - Seo; Jun ; et al.	2008-06-26
Methods Of Fabricating Semiconductor Device Including Fin-fet App 20080124871 - SEO; Jun ; et al.	2008-05-29
Method Of Manufacturing Integrated Circuit Device Including Recessed Channel Transistor App 20080090356 - PARK; Jong-Chul ; et al.	2008-04-17
Dual damascene structure and methods of forming the same Grant 7,358,126 - Seo , et al. April 15, 2	2008-04-15
Method of manufacturing integrated circuit device including recessed channel transistor Grant 7,326,619 - Park , et al. February 5, 2	2008-02-05
Phase change memory devices and methods for fabricating the same App 20070194294 - Song; Jong-Heui ; et al.	2007-08-23
Mos Transistor With Recessed Gate And Method Of Fabricating The Same App 20070093021 - PARK; Jong-Chul ; et al.	2007-04-26
Mos Transistor With Recessed Gate And Method Of Fabricating The Same App 20070090435 - PARK; Jong-Chul ; et al.	2007-04-26
MOS transistor with recessed gate and method of fabricating the same Grant 7,157,770 - Park , et al. January 2, 2	2007-01-02
Dual damascene structure and methods of forming the same App 20060163738 - Seo; Jun ; et al.	2006-07-27
Method of manufacturing integrated circuit device including recessed channel transistor App 20050042833 - Park, Jong-Chul ; et al.	2005-02-24
MOS transistor with recessed gate and method of fabricating the same App 20050035427 - Park, Jong-Chul ; et al.	2005-02-17
Method for forming a self-aligned contact hole in a semiconductor device Grant 6,808,975 - Song , et al. October 26, 2	2004-10-26
Method of etching a silicon nitride film and method of manufacturing a semiconductor device using the same App 20040171261 - Song, Jong-Heui ; et al.	2004-09-02
Method for forming a self-aligned contact hole in a semiconductor device App 20040005786 - Song, Jong-Heui ; et al.	2004-01-08
Method of making intermetal dielectric layers having a low dielectric constant Grant 6,124,216 - Ko , et al. September 26, 2	2000-09-26
Plasma etching apparatus having a sealing member coupling an upper electrode to an etching chamber Grant 6,074,519 - Lee , et al. June 13, 2	2000-06-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.