loadpatents
name:-0.016865015029907
name:-0.020862102508545
name:-0.00041818618774414
Song; Ho-Sung Patent Filings

Song; Ho-Sung

Patent Applications and Registrations

Patent applications and USPTO patent grants for Song; Ho-Sung.The latest application filed is for "scribe lane structure in which pad including via hole is arranged on sawing line".

Company Profile
0.18.15
  • Song; Ho-Sung - Soul KR
  • Song; Ho Sung - Seoul KR
  • Song; Ho-Sung - Kyungki-do KR
  • Song; Ho-Sung - Kyunggi-do KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Scribe lane structure in which pad including via hole is arranged on sawing line
Grant 10,163,741 - Kim , et al. Dec
2018-12-25
Memory device for performing multi-core access to bank groups
Grant 10,008,247 - Oh , et al. June 26, 2
2018-06-26
Scribe Lane Structure In Which Pad Including Via Hole Is Arranged On Sawing Line
App 20180174933 - KIM; YOUNG-HO ;   et al.
2018-06-21
Test architecture of semiconductor device, test system, and method of testing semicondurctor devices at wafer level
Grant 9,824,946 - Byun , et al. November 21, 2
2017-11-21
Test Architecture Of Semiconductor Device, Test System, And Method Of Testing Semicondurctor Devices At Wafer Level
App 20170170081 - BYUN; Young-Yong ;   et al.
2017-06-15
Memory Device For Performing Multi-core Access To Bank Groups
App 20160322088 - OH; TAE YOUNG ;   et al.
2016-11-03
Injection-locked phase locked loop circuits using delay locked loops
Grant 9,461,656 - Joo , et al. October 4, 2
2016-10-04
Memory device for performing multi-core access to bank groups
Grant 9,396,771 - Oh , et al. July 19, 2
2016-07-19
Circuit and method for on-die termination, and semiconductor memory device including the same
Grant 9,264,039 - Seol , et al. February 16, 2
2016-02-16
Injection-locked Phase Locked Loop Circuits Using Delay Locked Loops
App 20150213873 - JOO; Hye-Yoon ;   et al.
2015-07-30
Duty cycle corrector and systems including the same
Grant 9,053,774 - Seol , et al. June 9, 2
2015-06-09
Circuit And Method For On-die Termination, And Semiconductor Memory Device Including The Same
App 20140266299 - SEOL; Ho-Seok ;   et al.
2014-09-18
Duty Cycle Corrector And Systems Including The Same
App 20140119140 - SEOL; Ho-Seok ;   et al.
2014-05-01
Memory Device For Performing Multi-core Access To Bank Groups
App 20130294174 - OH; TAE YOUNG ;   et al.
2013-11-07
Semiconductor memory devices having signal delay controller and methods performed therein
Grant 8,027,219 - Nam , et al. September 27, 2
2011-09-27
Semiconductor memory devices having signal delay controller and methods performed therein
App 20100014366 - Nam; Jeong-Sik ;   et al.
2010-01-21
Semiconductor memory devices having signal delay controller and methods performed therein
Grant 7,599,234 - Nam , et al. October 6, 2
2009-10-06
Address converter semiconductor device and semiconductor memory device having the same
Grant 7,319,634 - Choo , et al. January 15, 2
2008-01-15
Address converter semiconductor device and semiconductor memory device having the same
App 20070153619 - Choo; Chul-Hwan ;   et al.
2007-07-05
Semiconductor memory devices having signal delay controller and methods performed therein
App 20060193171 - Nam; Jeong-Sik ;   et al.
2006-08-31
Memory device employing open bit line architecture for providing identical data topology on repaired memory cell block and method thereof
Grant 7,027,339 - Shin , et al. April 11, 2
2006-04-11
Memory Device Employing Open Bit Line Architecture For Providing Identical Data Topology On Repaired Memory Cell Block And Method Thereof
App 20060028900 - Shin; Dong-Hak ;   et al.
2006-02-09
Semiconductor memory device having output driver for high frequency operation
Grant 6,906,963 - Song , et al. June 14, 2
2005-06-14
Clock generation circuits and integrated circuit memory devices for controlling a clock period based on temperature and methods for using the same
Grant 6,756,856 - Song , et al. June 29, 2
2004-06-29
Semiconductor memory device having output driver for high frequency operation
App 20040004893 - Song, Ho-Sung ;   et al.
2004-01-08
Semiconductor memory device for providing margin of data setup time and data hold time of data terminal
Grant 6,577,554 - Song , et al. June 10, 2
2003-06-10
Clock generation circuits and integrated circuit memory devices for controlling a clock period based on temperature and methods for using the same
App 20020180543 - Song, Ki-Hwan ;   et al.
2002-12-05
Reference voltage generators and methods including supplementary current generation, and integrated circuits including the same
Grant 6,366,155 - Moon , et al. April 2, 2
2002-04-02
Semiconductor memory device for providing margin of data setup time and data hold time of data terminal
App 20020021586 - Song, Ho-sung ;   et al.
2002-02-21
Ball grid array package for providing constant internal voltage via a PCB substrate routing configuration
App 20020020928 - Song, Ho-Sung
2002-02-21
Integrated circuits with variable signal line loading circuits and methods of operation thereof
Grant 6,239,642 - Kim , et al. May 29, 2
2001-05-29
Reduced size integrated circuits and methods using test pads located in scribe regions of integrated circuits wafers
Grant 6,121,677 - Song , et al. September 19, 2
2000-09-19
Semiconductor memory device with a fully accessible redundant memory cell array
Grant 5,959,906 - Song , et al. September 28, 1
1999-09-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed