Son; Seung-Young

Patent Applications and Registrations

Patent applications and USPTO patent grants for Son; Seung-Young.The latest application filed is for "method of fabricating semiconductor device having capacitor".

Company Profile

0.13.12

Son; Seung-Young - Santa Clara CA
Son; Seung-Young - Yongin-si N/A KR
Son; Seung-Young - Gyeonggi-do KR
Son; Seung-Young - Yongin KR
Son; Seung-Young - Seoul KR
Son; Seung-young - Yongin-city KR
Son; Seung-young - Kyunggi-do KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
3D NAND staircase CD fabrication utilizing ruthenium material Grant 9,653,311 - Ahn , et al. May 16, 2	2017-05-16
Methods of fabricating integrated circuit capacitors having u-shaped lower capacitor electrodes Grant 8,941,165 - Cho , et al. January 27, 2	2015-01-27
Method Of Fabricating Semiconductor Device Having Capacitor App 20100270647 - CHO; SUNG-IL ; et al.	2010-10-28
Method of fabricating semiconductor device having capacitor Grant 7,736,970 - Cho , et al. June 15, 2	2010-06-15
Method Of Fabricating Semiconductor Device Having Capacitor App 20080087931 - Cho; Sung-Il ; et al.	2008-04-17
Methods of determining an etching end point based on compensation for etching disturbances Grant 7,307,703 - Kim , et al. December 11, 2	2007-12-11
Method of fabricating semiconductor device having capacitor Grant 7,291,531 - Cho , et al. November 6, 2	2007-11-06
Semiconductor device having self-aligned contact plug and method for fabricating the same Grant 7,256,143 - Kim , et al. August 14, 2	2007-08-14
Method of etching a metal layer using a mask, a metallization method for a semiconductor device, a method of etching a metal layer, and an etching gas Grant 7,226,867 - Son , et al. June 5, 2	2007-06-05
Semiconductor device including bit line formed using damascene technique and method of fabricating the same App 20060284277 - Chung; Seung-pil ; et al.	2006-12-21
Semiconductor device including bit line formed using damascene technique and method of fabricating the same Grant 7,098,135 - Chung , et al. August 29, 2	2006-08-29
Method of manufacturing semiconductor device with interconnections and interconnection contacts and a device formed thereby Grant 6,927,126 - Park , et al. August 9, 2	2005-08-09
Semiconductor device having self-aligned contact plug and method for fabricating the same App 20050158948 - Kim, Myeong-Cheol ; et al.	2005-07-21
Methods of determining an etching end point based on compensation for etching distubances App 20050134835 - Kim, Yong-Jin ; et al.	2005-06-23
Method of fabricating semiconductor device having capacitor App 20050130371 - Cho, Sung-Il ; et al.	2005-06-16
Semiconductor device having self-aligned contact plug and method for fabricating the same Grant 6,875,690 - Kim , et al. April 5, 2	2005-04-05
Method of fabricating semiconductor device having capacitor Grant 6,867,096 - Cho , et al. March 15, 2	2005-03-15
Method of fabricating semiconductor device having capacitor App 20040266100 - Cho, Sung-Il ; et al.	2004-12-30
Method of manufacturing semiconductor device with interconnections and interconnection contacts and a device formed thereby App 20040219777 - Park, Je-Min ; et al.	2004-11-04
Semiconductor device including bit line formed using damascene technique and method of fabricating the same App 20040137743 - Chung, Seung-Pil ; et al.	2004-07-15
Semiconductor device having self-aligned contact plug and method for fabricating the same App 20040119170 - Kim, Myeong-Cheol ; et al.	2004-06-24
Methods for fabricating semiconductor devices having capacitors Grant 6,753,221 - Jeon , et al. June 22, 2	2004-06-22
Method of etching a metal layer using a mask, a metallization method for a semiconductor device, a method of etching a metal layer, and an etching gas App 20040038547 - Son, Seung-Young ; et al.	2004-02-26
Methods for fabricating semiconductor devices having capacitors App 20030124792 - Jeon, Jeong-Sic ; et al.	2003-07-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.