loadpatents
name:-0.012026071548462
name:-0.0075111389160156
name:-0.00078511238098145
Son; Ho-Min Patent Filings

Son; Ho-Min

Patent Applications and Registrations

Patent applications and USPTO patent grants for Son; Ho-Min.The latest application filed is for "method of forming nonvolatile memory device having floating gate and related device".

Company Profile
0.9.11
  • Son; Ho-Min - Suwon-si N/A KR
  • Son; Ho-Min - Gyeonggi-do KR
  • Son; Ho Min - Ichon-Shi KR
  • Son; Ho Min - Icheon-Shi KR
  • Son, Ho Min - Kyungki-Do KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method of forming nonvolatile memory device having floating gate and related device
Grant 8,497,545 - Jee , et al. July 30, 2
2013-07-30
Non-volatile memory device and method of fabricating the same
Grant 8,431,983 - Lee , et al. April 30, 2
2013-04-30
Method Of Forming Nonvolatile Memory Device Having Floating Gate And Related Device
App 20110101437 - Jee; Jung-Geun ;   et al.
2011-05-05
Method of forming nonvolatile memory device having floating gate and related device
Grant 7,888,204 - Jee , et al. February 15, 2
2011-02-15
Method of forming a thin layer and method of manufacturing a semiconductor device
Grant 7,855,117 - Jang , et al. December 21, 2
2010-12-21
Non-volatile Memory Device And Method Of Fabricating The Same
App 20100171166 - Lee; Woong ;   et al.
2010-07-08
Method of forming nonvolatile memory device having floating gate and related device
App 20090108323 - Jee; Jung-Geun ;   et al.
2009-04-30
Nonvolatile memory devices and methods of fabricating the same
App 20080093657 - Son; Ho-Min ;   et al.
2008-04-24
Method of forming a thin layer and method of manufacturing a semiconductor device
App 20080064171 - Jang; Won-Jun ;   et al.
2008-03-13
Trench Isolation Methods, Methods of Forming Gate Structures Using the Trench Isolation Methods and Methods of Fabricating Non-Volatile Memory Devices Using the Trench Isolation Methods
App 20080044981 - Jee; Jung Geun ;   et al.
2008-02-21
Method of manufacturing a memory device
App 20080014729 - Lee; Woong ;   et al.
2008-01-17
Method of Manufacturing a Semiconductor Device Using a Radical Oxidation Process
App 20080014753 - Jang; Won-Jun ;   et al.
2008-01-17
Method of forming gate electrode in semiconductor device
Grant 7,179,707 - Dong , et al. February 20, 2
2007-02-20
Method of manufacturing flash memory device
Grant 7,037,785 - Dong , et al. May 2, 2
2006-05-02
Method of forming oxide layer in semiconductor device
Grant 7,030,036 - Son April 18, 2
2006-04-18
Method of forming oxide layer in semiconductor device
App 20050142889 - Son, Ho Min
2005-06-30
Method of forming gate electrode in semiconductor device
App 20040259369 - Dong, Cha Deok ;   et al.
2004-12-23
Method of manufacturing flash memory device
App 20040126972 - Dong, Cha Deok ;   et al.
2004-07-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed