loadpatents
name:-0.003399133682251
name:-0.013442039489746
name:-0.0027601718902588
SOHN; Eun Sook Patent Filings

SOHN; Eun Sook

Patent Applications and Registrations

Patent applications and USPTO patent grants for SOHN; Eun Sook.The latest application filed is for "electronic package structure".

Company Profile
2.15.3
  • SOHN; Eun Sook - Seoul KR
  • Sohn; Eun Sook - Seongdong-gu N/A KR
  • Sohn; Eun Sook - Sungdong-gu KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Electronic Package Structure
App 20210265244 - HWANG; Tae Kyung ;   et al.
2021-08-26
Electronic package structure with improved board level reliability
Grant 11,011,455 - Hwang , et al. May 18, 2
2021-05-18
Semiconductor device and manufacturing method thereof
Grant 10,483,222 - Paek , et al. Nov
2019-11-19
Electronic Package Structure
App 20180166365 - HWANG; Tae Kyung ;   et al.
2018-06-14
Chip-scale electronic package structure with conductive connective element having increased surface area and laterally spaced connection points for improved connectivity
Grant 9,929,075 - Hwang , et al. March 27, 2
2018-03-27
Semiconductor device and manufacturing method thereof
Grant 9,524,906 - Paek , et al. December 20, 2
2016-12-20
Electronic Package Structure
App 20160260656 - Hwang; Tae Kyung ;   et al.
2016-09-08
Semiconductor device and fabricating method thereof
Grant 8,618,658 - Paek , et al. December 31, 2
2013-12-31
Semiconductor device capable of preventing dielectric layer from cracking
Grant 8,492,893 - Sohn , et al. July 23, 2
2013-07-23
Package in package semiconductor device with film over wire
Grant 8,487,420 - Hwang , et al. July 16, 2
2013-07-16
Semiconductor device and manufacturing method thereof
Grant 8,362,612 - Paek , et al. January 29, 2
2013-01-29
Semiconductor device having improved contact interface reliability and method therefor
Grant 8,193,624 - Sohn June 5, 2
2012-06-05
Reduced profile stackable semiconductor package
Grant 8,026,589 - Kim , et al. September 27, 2
2011-09-27
Semiconductor package structure reducing warpage and manufacturing method thereof
Grant 6,936,922 - Park , et al. August 30, 2
2005-08-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed