loadpatents
name:-0.0040860176086426
name:-0.01577615737915
name:-0.0064840316772461
Soe; Soren T. Patent Filings

Soe; Soren T.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Soe; Soren T..The latest application filed is for "programming and controlling compute units in an integrated circuit".

Company Profile
6.12.3
  • Soe; Soren T. - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Supporting access to accelerators on a programmable integrated circuit by multiple host processes
Grant 11,086,815 - Santan , et al. August 10, 2
2021-08-10
Unified container for hardware and software binaries
Grant 10,956,241 - Neema , et al. March 23, 2
2021-03-23
Embedded scheduling of hardware resources for hardware acceleration
Grant 10,877,766 - Soe , et al. December 29, 2
2020-12-29
Programming and controlling compute units in an integrated circuit
Grant 10,705,993 - Soe , et al.
2020-07-07
Programming And Controlling Compute Units In An Integrated Circuit
App 20200159680 - Soe; Soren T. ;   et al.
2020-05-21
Embedded Scheduling Of Hardware Resources For Hardware Acceleration
App 20190361708 - Soe; Soren T. ;   et al.
2019-11-28
Scheduling hardware resources for offloading functions in a heterogeneous computing system
Grant 10,402,223 - Santan , et al. Sep
2019-09-03
Machine Learning Runtime Library For Neural Network Acceleration
App 20190114533 - Ng; Aaron ;   et al.
2019-04-18
Programmable logic device having a programmable selector circuit
Grant 7,620,929 - Jang , et al. November 17, 2
2009-11-17
Programmable logic device having a programmable selector circuit
Grant 7,345,508 - Jang , et al. March 18, 2
2008-03-18
CPLD with fast logic sharing between function blocks
Grant 7,129,747 - Jang , et al. October 31, 2
2006-10-31
Incremental logic synthesis system for revisions of logic circuit designs
Grant 6,484,292 - Jain , et al. November 19, 2
2002-11-19
Method and apparatus for implementing type-safe heterogeneous property lists
Grant 6,336,211 - Soe January 1, 2
2002-01-01
Method for programming complex PLD having more than one function block type
Grant 5,963,048 - Harrison , et al. October 5, 1
1999-10-05
Method for programming complex PLD having more than one function block type
Grant 5,636,368 - Harrison , et al. June 3, 1
1997-06-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed