loadpatents
Patent applications and USPTO patent grants for Smooha; Yehuda.The latest application filed is for "input/output cell wire connector".
Patent | Date |
---|---|
Input/output cell wire connector Grant 10,763,205 - Pawaskar , et al. Sep | 2020-09-01 |
Input/output Cell Wire Connector App 20190019747 - PAWASKAR; Pritesh ;   et al. | 2019-01-17 |
System And Method For Generating Physical Deterministic Boundary Interconnect Features For Dual Patterning Technologies App 20140040847 - Milinichik; John A. ;   et al. | 2014-02-06 |
Electrostatic discharge protection circuit Grant 8,089,739 - Bhattacharya , et al. January 3, 2 | 2012-01-03 |
I/O buffer with low voltage semiconductor devices Grant 7,936,209 - Bhattacharya , et al. May 3, 2 | 2011-05-03 |
I/O Buffer with Low Voltage Semiconductor Devices App 20100271118 - Bhattacharya; Dipankar ;   et al. | 2010-10-28 |
Electrostatic Discharge Protection Circuit App 20100232078 - Bhattacharya; Dipankar ;   et al. | 2010-09-16 |
Voltage programming switch for one-time-programmable (OTP) memories Grant 7,626,845 - Holder, Jr. , et al. December 1, 2 | 2009-12-01 |
Electrical over stress robustness Grant 7,573,691 - Pant , et al. August 11, 2 | 2009-08-11 |
Semiconductor device with constricted current passage Grant 7,569,445 - Smooha August 4, 2 | 2009-08-04 |
Circuit for selectively bypassing a capacitive element Grant 7,529,071 - Bhattacharya , et al. May 5, 2 | 2009-05-05 |
Power pin to power pin electro-static discharge (ESD) clamp Grant 7,529,070 - Bhattacharya , et al. May 5, 2 | 2009-05-05 |
Method and apparatus for improving reliability of an integrated circuit having multiple power domains Grant 7,511,550 - Bhattacharya , et al. March 31, 2 | 2009-03-31 |
Electrostatic discharge protection in a semiconductor device Grant 7,495,873 - Bhattacharya , et al. February 24, 2 | 2009-02-24 |
Methods and apparatus for integrated circuit device power distribution via internal wire bonds Grant 7,429,703 - Davison , et al. September 30, 2 | 2008-09-30 |
Voltage Programming Switch For One-time-programmable (otp) Memories App 20080144350 - Holder; Clinton H. ;   et al. | 2008-06-19 |
Buffer circuit with multiple voltage range Grant 7,382,168 - Bhattacharya , et al. June 3, 2 | 2008-06-03 |
Systems And Methods For Reducing The Effects Of Electrostatic Discharge App 20080122474 - Leung; Che Choi C. ;   et al. | 2008-05-29 |
Method and Apparatus for Improving Reliability of an Integrated Circuit Having Multiple Power Domains App 20080074171 - Bhattacharya; Dipankar ;   et al. | 2008-03-27 |
Circuit for Selectively Bypassing a Capacitive Element App 20080074814 - Bhattacharya; Dipankar ;   et al. | 2008-03-27 |
Semiconductor device with constricted current passage Grant 7,329,926 - Smooha February 12, 2 | 2008-02-12 |
Semiconductor Device With Constricted Current Passage App 20080032479 - Smooha; Yehuda | 2008-02-07 |
Floating well circuit having enhanced latch-up performance Grant 7,276,957 - Bhattacharya , et al. October 2, 2 | 2007-10-02 |
Floating well circuit having enhanced latch-up performance App 20070075748 - Bhattacharya; Dipankar ;   et al. | 2007-04-05 |
Buffer circuit with multiple voltage range App 20070046338 - Bhattacharya; Dipankar ;   et al. | 2007-03-01 |
Self-bypassing voltage level translator circuit Grant 7,145,364 - Bhattacharya , et al. December 5, 2 | 2006-12-05 |
Power pin to power pin electro-static discharge (ESD) clamp App 20060203405 - Bhattacharya; Dipankar ;   et al. | 2006-09-14 |
Self-bypassing voltage level translator circuit App 20060192587 - Bhattacharya; Dipankar ;   et al. | 2006-08-31 |
Electrostatic discharge protection in a semiconductor device App 20060092589 - Bhattacharya; Dipankar ;   et al. | 2006-05-04 |
Semiconductor resistor Grant 7,034,653 - Bhattacharya , et al. April 25, 2 | 2006-04-25 |
Moderate current 5V tolerant buffer using a 2.5 volt power supply Grant 7,002,372 - Huber , et al. February 21, 2 | 2006-02-21 |
High current 5V tolerant buffer using a 2.5 volt power supply Grant 6,977,524 - Huber , et al. December 20, 2 | 2005-12-20 |
Electrical over stress robustness App 20050225912 - Pant, Sandeep ;   et al. | 2005-10-13 |
Semiconductor resistor App 20050168319 - Bhattacharya, Dipankar ;   et al. | 2005-08-04 |
Moderate current 5V tolerant buffer using a 2.5 volt power supply App 20050156628 - Huber, Carol Ann ;   et al. | 2005-07-21 |
High Current 5v Tolerant Buffer Using A 2.5 Volt Power Supply App 20050156629 - Huber, Carol Ann ;   et al. | 2005-07-21 |
Methods and apparatus for integrated circuit device power distribution via internal wire bonds App 20050109525 - Davison, Kerry Leeds ;   et al. | 2005-05-26 |
Dual damascene bond pad structure for lowering stress and allowing circuitry under pads Grant 6,838,769 - Chittipeddi , et al. January 4, 2 | 2005-01-04 |
Semiconductor device with constricted current passage App 20040195634 - Smooha, Yehuda | 2004-10-07 |
Integrated circuit including ESD circuits for a multi-chip module and a method therefor Grant 6,556,409 - Chittipeddi , et al. April 29, 2 | 2003-04-29 |
Polysilicon bounded snapback device Grant 6,534,834 - Ashton , et al. March 18, 2 | 2003-03-18 |
Method for concurrently forming an ESD protection device and a shallow trench isolation region Grant 6,503,793 - Chittipeddi , et al. January 7, 2 | 2003-01-07 |
Process for forming a dual damascene bond pad structure over active circuitry Grant 6,417,087 - Chittipeddi , et al. July 9, 2 | 2002-07-09 |
Process For Forming A Dual Damascene Bond Pad Structure Over Active Circuitry App 20020034871 - Chittipeddi, Sailesh ;   et al. | 2002-03-21 |
Device and method of manufacture for an integrated circuit having a BIST circuit and bond pads incorporated therein Grant 5,965,903 - Chittipeddi , et al. October 12, 1 | 1999-10-12 |
Integrated circuit with active devices under bond pads Grant 5,751,065 - Chittipeddi , et al. May 12, 1 | 1998-05-12 |
Bipolar ESD protection for integrated circuits Grant 5,304,839 - Chen , et al. April 19, 1 | 1994-04-19 |
ESD protection for output buffers Grant 4,990,802 - Smooha February 5, 1 | 1991-02-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.