Smith; Jesse D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Smith; Jesse D..The latest application filed is for "implementing enhanced performance dynamic evaluation circuit by combining precharge and delayed keeper".

Company Profile

0.8.9

Smith; Jesse D. - Rochester MN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Implementing enhanced performance dynamic evaluation circuit by combining precharge and delayed keeper Grant 9,424,389 - Aipperspach , et al. August 23, 2	2016-08-23
Implementing enhanced performance dynamic evaluation circuit by combining precharge and delayed keeper Grant 9,396,303 - Aipperspach , et al. July 19, 2	2016-07-19
Implementing Enhanced Performance Dynamic Evaluation Circuit By Combining Precharge And Delayed Keeper App 20160180004 - Aipperspach; Anthony G. ; et al.	2016-06-23
Implementing Enhanced Performance Dynamic Evaluation Circuit By Combining Precharge And Delayed Keeper App 20160180009 - Aipperspach; Anthony G. ; et al.	2016-06-23
Deep sleep wakeup of multi-bank memory Grant 9,251,869 - Adams , et al. February 2, 2	2016-02-02
Deep Sleep Wakeup Of Multi-bank Memory App 20150380065 - Adams; Chad A. ; et al.	2015-12-31
Deep sleep wakeup of multi-bank memory Grant 9,183,896 - Adams , et al. November 10, 2	2015-11-10
Diagnostic Testing For A Double-pumped Memory Array App 20140149817 - Adams; Chad A. ; et al.	2014-05-29
Diagnostic Testing For A Double-pumped Memory Array App 20140149818 - Adams; Chad A. ; et al.	2014-05-29
Method for selectable guaranteed write-through with early read suppression Grant 8,488,368 - Christensen , et al. July 16, 2	2013-07-16
Method for Selectable Guaranteed Write-Through With Early Read Suppression App 20120195107 - Christensen; Todd A. ; et al.	2012-08-02
Assessing resources required to complete a VLSI design Grant 7,971,164 - Behrends , et al. June 28, 2	2011-06-28
Synchronization of Locations in Real and Virtual Worlds App 20100030804 - Behrends; Derick G. ; et al.	2010-02-04
Assessing Resources Required to Complete a VLSI Design App 20090259977 - Behrends; Derick G. ; et al.	2009-10-15
Circuit for improved SRAM write around with reduced read access penalty Grant 7,535,776 - Behrends , et al. May 19, 2	2009-05-19
Method and Apparatus for Selectable Guaranteed Write Through App 20090122626 - Freiburger; Peter T. ; et al.	2009-05-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.