Slesazeck; Stefan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Slesazeck; Stefan.The latest application filed is for "semiconductor device structure having multiple gate terminals".

Company Profile

3.15.21

Slesazeck; Stefan - Arnsdorf DE
Slesazeck; Stefan - Fischbach N/A DE
Slesazeck; Stefan - Dresden DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Ferroelectric memory and logic cell and operation method Grant 11,205,467 - Slesazeck , et al. December 21, 2	2021-12-21
Semiconductor Device Structure Having Multiple Gate Terminals App 20210202752 - Simon; Maik ; et al.	2021-07-01
Artificial neuron based on ferroelectric circuit element Grant 10,963,776 - Mulaosmanovic , et al. March 30, 2	2021-03-30
Ferroelectric Memory And Logic Cell And Operation Method App 20200357453 - Slesazeck; Stefan ; et al.	2020-11-12
Artificial Neuron Based On Ferroelectric Circuit Element App 20200065647 - Mulaosmanovic; Halid ; et al.	2020-02-27
Polarization-based configurable logic gate Grant 10,424,379 - Slesazeck , et al. Sept	2019-09-24
Polarization-based Configurable Logic Gate App 20190172539 - Slesazeck; Stefan ; et al.	2019-06-06
Multilevel ferroelectric memory cell for an integrated circuit Grant 10,043,567 - Slesazeck , et al. August 7, 2	2018-08-07
Multilevel Ferroelectric Memory Cell for an Integrated Circuit App 20180082729 - SLESAZECK; Stefan ; et al.	2018-03-22
Multilevel ferroelectric memory cell for an integrated circuit Grant 9,830,969 - Slesazeck , et al. November 28, 2	2017-11-28
Multilevel Ferroelectric Memory Cell for an Integrated Circuit App 20170162250 - SLESAZECK; Stefan ; et al.	2017-06-08
Photodiode having a p-n junction with varying expansion of the space charge zone due to application of a variable voltage Grant 8,946,617 - Holz , et al. February 3, 2	2015-02-03
Photodiode, Photodiode Array And Method Of Operation App 20120286144 - Holz; Juergen ; et al.	2012-11-15
Integrated circuit comprising a thyristor and method of controlling a memory cell comprising a thyristor Grant 7,940,558 - Slesazeck May 10, 2	2011-05-10
Integrated circuit and method of operating an integrated circuit Grant 7,738,279 - Slesazeck , et al. June 15, 2	2010-06-15
Memory cell array comprising floating body memory cells Grant 7,719,869 - Slesazeck May 18, 2	2010-05-18
Ferroelectric Memory Cell Arrays and Method of Operating the Same App 20100110753 - Slesazeck; Stefan ; et al.	2010-05-06
Semiconductor device, an electronic device and a method for operating the same Grant 7,688,660 - Slesazeck March 30, 2	2010-03-30
Semiconductor Device, an Electronic Device and a Method for Operating the Same App 20100014372 - Slesazeck; Stefan	2010-01-21
Integrated Circuit and Method of Operating an Integrated Circuit App 20090296449 - Slesazeck; Stefan ; et al.	2009-12-03
Integrated circuit and method of manufacturing an integrated circuit Grant 7,622,354 - Dreeskornfeld , et al. November 24, 2	2009-11-24
Integrated Circuit Comprising a Thyristor and Method of Controlling a Memory Cell Comprising a Thyristor App 20090213648 - Slesazeck; Stefan	2009-08-27
Floating Body Memory Cell with a Non-Overlapping Gate Electrode App 20090179262 - Holz; Juergen ; et al.	2009-07-16
Memory Cell Array Comprising Floating Body Memory Cells App 20090129145 - Slesazeck; Stefan	2009-05-21
Integrated Circuit And Method Of Manufacturing An Integrated Circuit App 20090057778 - Dreeskornfeld; Lars ; et al.	2009-03-05
Memory cell array and method of manufacturing the same Grant 7,473,952 - Manger , et al. January 6, 2	2009-01-06
Integrated Circuit With A Split Function Gate App 20080308870 - Faul; Juergen ; et al.	2008-12-18
Manufacturing method for forming a recessed channel transistor, method for forming a corresponding integrated semiconductor memory device and corresponding self-aligned mask structure App 20080299722 - Hartwich; Jessica ; et al.	2008-12-04
Semiconductor Device, An Electronic Device And A Method For Operating The Same App 20080253179 - Slesazeck; Stefan	2008-10-16
Manufacturing method for a recessed channel array transistor and corresponding recessed channel array transistor Grant 7,189,617 - Slesazeck , et al. March 13, 2	2007-03-13
Trench storage capacitor App 20070034927 - Seidl; Harald ; et al.	2007-02-15
Memory cell array and method of manufacturing the same App 20060244024 - Manger; Dirk ; et al.	2006-11-02
Manufacturing method for a recessed channel array transistor and corresponding recessed channel array transistor App 20060234451 - Slesazeck; Stefan ; et al.	2006-10-19
Architecture and fabrication method of a vertical memory cell Grant 7,064,373 - Goebel , et al. June 20, 2	2006-06-20
Architecture and fabrication method of a vertical memory cell App 20050036392 - Goebel, Bernd ; et al.	2005-02-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.