loadpatents
name:-0.01095986366272
name:-0.01126503944397
name:-0.001600980758667
Sivagnaname; Jayakumaran Patent Filings

Sivagnaname; Jayakumaran

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sivagnaname; Jayakumaran.The latest application filed is for "high performance edram sense amplifier".

Company Profile
0.8.10
  • Sivagnaname; Jayakumaran - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High performance eDRAM sense amplifier
Grant 8,164,942 - Gebara , et al. April 24, 2
2012-04-24
High Performance eDRAM Sense Amplifier
App 20110188295 - Gebara; Fadi H. ;   et al.
2011-08-04
Closed-loop modeling of gate leakage for fast simulators
Grant 7,885,798 - Joshi , et al. February 8, 2
2011-02-08
Wordline-to-bitline output timing ring oscillator circuit for evaluating storage array performance
Grant 7,760,565 - Kuang , et al. July 20, 2
2010-07-20
Half-select compliant memory cell precharge circuit
Grant 7,751,267 - Joshi , et al. July 6, 2
2010-07-06
Method and apparatus for measuring device mismatches
Grant 7,622,942 - Agarwal , et al. November 24, 2
2009-11-24
Techniques For Characterizing Performance Of Transistors In Integrated Circuit Devices
App 20090251223 - NASSIF; SANI R. ;   et al.
2009-10-08
Half-select Compliant Memory Cell Precharge Circuit
App 20090027983 - Joshi; Rajiv V. ;   et al.
2009-01-29
Wordline-To-Bitline Output Timing Ring Oscillator Circuit for Evaluating Storage Array Performance
App 20090027065 - Kuang; Jente B. ;   et al.
2009-01-29
Active Cancellation Matrix For Process Parameter Measurements
App 20080284461 - Gebara; Fadi H. ;   et al.
2008-11-20
Closed-Loop Modeling of Gate Leakage for Fast Simulators
App 20080281570 - Joshi; Rajiv V. ;   et al.
2008-11-13
Method And Apparatus For Measuring Device Mismatches
App 20080258752 - Agarwal; Kanak B. ;   et al.
2008-10-23
Method and apparatus for measuring device mismatches
Grant 7,408,372 - Agarwal , et al. August 5, 2
2008-08-05
Active cancellation matrix for process parameter measurements
Grant 7,394,276 - Gebara , et al. July 1, 2
2008-07-01
Method and Apparatus for Measuring Device Mismatches
App 20070296442 - Agarwal; Kanak B. ;   et al.
2007-12-27
Active cancellation matrix for process parameter measurements
App 20070164769 - Gebara; Fadi H. ;   et al.
2007-07-19
Controlled load limited switch dynamic logic circuitry
Grant 7,129,754 - Ngo , et al. October 31, 2
2006-10-31
Controlled Load Limited Switch Dynamic Logic Circuitry
App 20060208763 - Ngo; Hung C. ;   et al.
2006-09-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed