loadpatents
Patent applications and USPTO patent grants for Sircar; Sourav Kumar.The latest application filed is for "achieving clock timing closure in designing an integrated circuit".
Patent | Date |
---|---|
Methods, systems, and computer program product for implementing an electronic design with high-capacity design closure Grant 11,256,837 - Sircar , et al. February 22, 2 | 2022-02-22 |
System and method for detecting and prescribing physical corrections for timing violations in pruned timing data for electronic circuit design defined by physical implementation data Grant 8,875,082 - Sircar , et al. October 28, 2 | 2014-10-28 |
Achieving clock timing closure in designing an integrated circuit Grant 8,095,900 - Sircar , et al. January 10, 2 | 2012-01-10 |
Achieving Clock Timing Closure in Designing an Integrated Circuit App 20100070941 - Sircar; Sourav Kumar ;   et al. | 2010-03-18 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.