Sinykin; Joshua P.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sinykin; Joshua P..The latest application filed is for "methods and structure for correlating multiple test outputs of an integrated circuit acquired during separate instances of an event".

Company Profile

0.14.16

Sinykin; Joshua P. - Shrewsbury MA US
Sinykin; Joshua P. - Westboroug MA
Sinykin; Joshua P. - Colorado Springs CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods and structure for correlating multiple test outputs of an integrated circuit acquired during separate instances of an event Grant 8,775,888 - Saghi , et al. July 8, 2	2014-07-08
Methods and structure for utilizing external interfaces used during normal operation of a circuit to output test signals Grant 8,745,457 - Saghi , et al. June 3, 2	2014-06-03
Methods and structure for correlation of test signals routed using different signaling pathways Grant 8,738,979 - Smith , et al. May 27, 2	2014-05-27
Methods and structure for storing errors for error recovery in a hardware controller Grant 8,589,722 - Sinykin , et al. November 19, 2	2013-11-19
Methods And Structure For Correlating Multiple Test Outputs Of An Integrated Circuit Acquired During Separate Instances Of An Event App 20130262945 - Saghi; Eugene ; et al.	2013-10-03
Methods And Structure For Utilizing External Interfaces Used During Normal Operation Of A Circuit To Output Test Signals App 20130257512 - Saghi; Eugene ; et al.	2013-10-03
Methods And Structure For Correlation Of Test Signals Routed Using Different Signaling Pathways App 20130262946 - Smith; Paul J. ; et al.	2013-10-03
Serial input output (SIO) port expansion apparatus and method Grant 8,521,931 - Sinykin , et al. August 27, 2	2013-08-27
Mapping Circuit Test Logic By Analyzing Register Transfer Level Circuit Models App 20130179741 - Sinykin; Joshua P.	2013-07-11
Methods And Structure For Storing Errors For Error Recovery In A Hardware Controller App 20120290875 - Sinykin; Joshua P. ; et al.	2012-11-15
Methods and apparatus for load-based power management of PHY logic circuits of a SAS device based upon a current workload Grant 8,271,811 - Sinykin , et al. September 18, 2	2012-09-18
Serial Input Output (sio) Port Expansion Apparatus And Method App 20120173783 - Sinykin; Joshua P. ; et al.	2012-07-05
Methods And Apparatus For Distribution Of Raid Storage Management Over A Sas Domain App 20110145452 - Schilling; Jason B. ; et al.	2011-06-16
Methods And Apparatus For Load-based Power Management In A Storage System App 20110107129 - Sinykin; Joshua P. ; et al.	2011-05-05
Methods and systems for integrating unique information in SAS interface components Grant 7,636,798 - Faulhaber , et al. December 22, 2	2009-12-22
Methods And Systems For Integrating Unique Information In Sas Interface Components App 20090132729 - Faulhaber; Steven F. ; et al.	2009-05-21
Methods and systems for integrating unique information in SAS interface components Grant 7,502,874 - Faulhaber , et al. March 10, 2	2009-03-10
Methods and structure for optimizing SAS domain link quality and performance Grant 7,493,532 - Paulsen , et al. February 17, 2	2009-02-17
Methods And Systems For Integrating Unique Information In Sas Interface Components App 20080120438 - Faulhaber; Steven F. ; et al.	2008-05-22
System and method for amplitude optimization in high-speed serial transmissions App 20070121496 - Sinykin; Joshua P. ; et al.	2007-05-31
Methods and structure for SAS domain transceiver optimization App 20070087615 - Paulsen; Erik ; et al.	2007-04-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.