loadpatents
name:-0.01346492767334
name:-0.01206111907959
name:-0.0063540935516357
Singanamalla; Raghunath Patent Filings

Singanamalla; Raghunath

Patent Applications and Registrations

Patent applications and USPTO patent grants for Singanamalla; Raghunath.The latest application filed is for "memory cells and memory arrays".

Company Profile
7.12.13
  • Singanamalla; Raghunath - Boise ID
  • Singanamalla; Raghunath - Mumbai IN
  • Singanamalla; Raghunath - Bangalore N/A IN
  • Singanamalla; Raghunath - Heverlee BE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Vertical two-transistor single capacitor memory cells and memory arrays
Grant 11,094,697 - Yang , et al. August 17, 2
2021-08-17
Memory cells and memory arrays
Grant 10,854,611 - Mathew , et al. December 1, 2
2020-12-01
Memory cells and memory arrays
Grant 10,847,516 - Mathew , et al. November 24, 2
2020-11-24
Memory Cells and Memory Arrays
App 20190326292 - Mathew; Suraj J. ;   et al.
2019-10-24
Memory Cells and Memory Arrays
App 20190267379 - Mathew; Suraj J. ;   et al.
2019-08-29
Memory cells and memory arrays
Grant 10,361,204 - Mathew , et al.
2019-07-23
Memory cells and memory arrays
Grant 10,319,724 - Mathew , et al.
2019-06-11
Memory Cells and Memory Arrays
App 20190088652 - Yang; Gloria ;   et al.
2019-03-21
Memory cells and memory arrays
Grant 10,157,926 - Yang , et al. Dec
2018-12-18
Memory Cells and Memory Arrays
App 20180331107 - Mathew; Suraj J. ;   et al.
2018-11-15
Memory Cells and Memory Arrays
App 20180301454 - Mathew; Suraj J. ;   et al.
2018-10-18
Memory cells and memory arrays
Grant 10,079,235 - Mathew , et al. September 18, 2
2018-09-18
Memory cells and memory arrays
Grant 10,056,386 - Mathew , et al. August 21, 2
2018-08-21
Memory Cells and Memory Arrays
App 20180061836 - Mathew; Suraj J. ;   et al.
2018-03-01
Memory Cells and Memory Arrays
App 20180061837 - Mathew; Suraj J. ;   et al.
2018-03-01
Memory Cells and Memory Arrays
App 20180061835 - Yang; Gloria ;   et al.
2018-03-01
Single metal dual dielectric CMOS device
Grant 8,766,370 - Hooker , et al. July 1, 2
2014-07-01
Semiconductor device and method of manufacturing a semiconductor device
Grant 8,643,121 - Mueller , et al. February 4, 2
2014-02-04
Semiconductor Device and Method of Manufacturing a Semiconductor Device
App 20110291206 - Mueller; Markus ;   et al.
2011-12-01
Single Metal Dual Dielectric Cmos Device
App 20110095376 - Hooker; Jacob Christopher ;   et al.
2011-04-28
Method Of Manufacturing A Semiconductor Device And Semiconductor Device
App 20110049634 - Singanamalla; Raghunath ;   et al.
2011-03-03
Semiconductor device and method for manufacturing the same
App 20080197421 - Mitsuhashi; Riichiro ;   et al.
2008-08-21
Methods for manufacturing a CMOS device with dual dielectric layers
App 20080191286 - Chang; Shou-Zen ;   et al.
2008-08-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed