Simons; Everett

Patent Applications and Registrations

Patent applications and USPTO patent grants for Simons; Everett.The latest application filed is for "compliant electronic component interconnection".

Company Profile

2.9.9

Simons; Everett - Taunton MA
Simons; Everett - Mansfield MA
Simons; Everett - Arlington VA
Simons; Everett - Palatine IL
Simons; Everett - Cedar Knolls NJ

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Compliant Electronic Component Interconnection App 20220052012 - Nelson; Larre H. ; et al.	2022-02-17
Cable-to-board connector Grant 10,892,574 - Weiss , et al. January 12, 2	2021-01-12
Cable-to-Board Connector App 20200067215 - Weiss; Roger ; et al.	2020-02-27
Thermally and electrically enhanced elastomeric conductive materials Grant 8,870,579 - Weiss , et al. October 28, 2	2014-10-28
Computer for restricted spaces App 20120013639 - Simons; Everett	2012-01-19
Responsive virtual image labeling of computer keyboards App 20110310022 - Simons; Everett	2011-12-22
Virtual image feedback for input devices App 20110080377 - Simons; Everett	2011-04-07
Virtual image labeling of input devices App 20110068955 - Simons; Everett	2011-03-24
Refrigeration cycle dehumidifier Grant 7,779,643 - Simons August 24, 2	2010-08-24
Refrigeration cycle dehumidifier App 20070012060 - Simons; Everett	2007-01-18
Apparatus for applying a mechanically-releasable balanced compressive load to a compliant anisotropic conductive elastomer electrical connector Grant 6,835,072 - Simons , et al. December 28, 2	2004-12-28
Apparatus for applying a mechanically-releasable balanced compressive load to a compliant anisotropic conductive elastomer electrical connector App 20030166355 - Simons, Everett ; et al.	2003-09-04
Method for producing anisotropically conductive elastomer using meltable base layer App 20030077391 - Simons, Everett	2003-04-24
Method and device for increasing elastomeric interconnection robustness Grant 6,447,308 - McCarthy , et al. September 10, 2	2002-09-10
Method of manufacturing photodefined integral capacitor with self-aligned dielectric and electrodes Grant 6,349,456 - Dunn , et al. February 26, 2	2002-02-26
Circuit board features with reduced parasitic capacitance and method therefor Grant 6,103,134 - Dunn , et al. August 15, 2	2000-08-15
Metrology system for analyzing panel misregistration in a panel manufacturing process and providing appropriate information for adjusting panel manufacturing processes Grant 5,206,820 - Ammann , et al. April 27, 1	1993-04-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.