loadpatents
name:-0.026175022125244
name:-0.0195631980896
name:-0.0052621364593506
Silterra Malaysia Sdn. Bhd. Patent Filings

Silterra Malaysia Sdn. Bhd.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Silterra Malaysia Sdn. Bhd..The latest application filed is for "device for determining information of a substance in a matter".

Company Profile
5.20.24
  • Silterra Malaysia Sdn. Bhd. - Kulim MY
  • Silterra Malaysia Sdn. Bhd. - Kulim, Kedah N/A MY
  • Silterra Malaysia Sdn Bhd - Kedah MY
  • Silterra Malaysia Sdn. Bhd. - Kedah Darul Aman MY
  • SilTerra Malaysia Sdn.Bhd. - Kedah MY
  • Silterra Malaysia Sdn. Bhd. - MY MY
  • SilTerra Malaysia Sdn. Bhd. - Lot 8, Phase 2 Kulim Hi-Tech Park Kedah Kulim MY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Device For Determining Information Of A Substance In A Matter
App 20210341424 - SOUNDARA PANDIAN; MOHANRAJ ;   et al.
2021-11-04
Method For Silicon Nanosensor Manufacturing And Integration With Cmos Process
App 20210257395 - Lee; Saw Li ;   et al.
2021-08-19
Integrated Circuit Device With Faraday Shield
App 20200013880 - Ho; Chiew Nyuk ;   et al.
2020-01-09
Monolithic integration of PMUT on CMOS
Grant 10,322,929 - Soundara Pandian , et al.
2019-06-18
Monolithic Integration Of Pmut On Cmos
App 20190100427 - Soundara Pandian; Mohanraj ;   et al.
2019-04-04
Monolithic integrated device
Grant 10,199,430 - Soundara Pandian , et al. Fe
2019-02-05
Monolithic Integrated Device
App 20180151622 - Soundara Pandian; Mohanraj ;   et al.
2018-05-31
Parallel stacked symmetrical and differential inductor
Grant 9,111,676 - Ler , et al. August 18, 2
2015-08-18
Method for manufacturing a planarised reflective layer for micromirror devices
Grant 9,091,928 - Soundara Pandian , et al. July 28, 2
2015-07-28
Method for fabricating a bottom oxide layer in a trench
Grant 8,633,113 - Tay , et al. January 21, 2
2014-01-21
Parallel Stacked Symmetrical And Differential Inductor
App 20130249660 - LER; Chun Lee ;   et al.
2013-09-26
Method For Manufacturing A Planarised Reflective Layer For Micromirror Devices
App 20130171573 - Soundara Pandian; Mohanraj ;   et al.
2013-07-04
Process for making an alignment structure in the fabrication of a semiconductor device
App 20110284990 - Mahalingam; Anbu Selvam ;   et al.
2011-11-24
On-chip capacitor
Grant 7,342,766 - Cheah March 11, 2
2008-03-11
Via etch monitoring
Grant 7,262,608 - Cheah , et al. August 28, 2
2007-08-28
Semiconductor device with dual gate oxides
Grant 7,259,071 - Kim , et al. August 21, 2
2007-08-21
Shallow trench isolation
Grant 7,241,665 - Kim , et al. July 10, 2
2007-07-10
Shallow trench isolation
App 20060258116 - Kim; Inki ;   et al.
2006-11-16
Shallow trench isolation
Grant 7,091,104 - Kim , et al. August 15, 2
2006-08-15
Method of forming ultra shallow junctions
Grant 7,022,577 - Meyyappan April 4, 2
2006-04-04
Semiconductor device having multiple gate oxide layers and method of manufacturing thereof
App 20050287745 - Kim, Inki ;   et al.
2005-12-29
Semiconductor device having multiple gate oxide layers and method of manufacturing thereof
Grant 6,890,822 - Kim , et al. May 10, 2
2005-05-10
Semiconductor device with dual gate oxides
App 20050059215 - Kim, Inki ;   et al.
2005-03-17
Dual phase grating alignment marks
Grant 6,864,956 - Teong , et al. March 8, 2
2005-03-08
Static pad conditioner
Grant 6,821,190 - Towery November 23, 2
2004-11-23
Semiconductor device with dual gate oxides
Grant 6,818,514 - Kim , et al. November 16, 2
2004-11-16
Method of forming ultra shallow junctions
App 20040224488 - Meyyappan, Narayanan
2004-11-11
Semiconductor device with dual gate oxides
App 20040166698 - Kim, Inki ;   et al.
2004-08-26
Semiconductor device having multiple gate oxide layers and method of manufacturing thereof
App 20040161897 - Kim, Inki ;   et al.
2004-08-19
Shallow trench isolation
App 20040147090 - Kim, Inki ;   et al.
2004-07-29
Method of forming ultra shallow junctions
App 20040097057 - Meyyappan, Narayanan
2004-05-20
Modified deposition ring to eliminate backside and wafer edge coating
App 20040083976 - Meyyappan, Narayanan
2004-05-06
Pre-heating dilution gas before mixing with steam in diffusion furnace
Grant 6,726,468 - Ibrahim , et al. April 27, 2
2004-04-27
Pre-heating Dilution Gas Before Mixing With Steam In Diffusion Furnace
App 20040058287 - Ibrahim, Kader ;   et al.
2004-03-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed