Silicon-Based Technology Corp.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Silicon-Based Technology Corp..The latest application filed is for "scalable planar dmos transistor structure and its fabricating methods".

Company Profile

0.20.8

Silicon-Based Technology Corp. - Hsinchu TW
SILICON-BASED TECHNOLOGY CORP. -
Silicon-Based Technology Corporation - Hsinchu TW
Silicon Based Technology Corp. - TW TW
Silicon Based Technology Corp. - Taiwan

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Scalable planar DMOS transistor structure and its fabricating methods Grant 7,307,315 - Wu December 11, 2	2007-12-11
Self-aligned Schottky-barrier clamped planar DMOS transistor structure and its manufacturing methods Grant 7,208,785 - Wu April 24, 2	2007-04-24
Self-aligned trench DMOS transistor structure and its manufacturing methods Grant 7,109,552 - Wu September 19, 2	2006-09-19
Scalable planar DMOS transistor structure and its fabricating methods App 20060131646 - Wu; Ching-Yuan	2006-06-22
Self-aligned schottky-barrier clamped planar DMOS transistor structure and its manufacturing methods App 20060131619 - Wu; Ching-Yuan	2006-06-22
LOCOS-based Schottky barrier diode and its manufacturing methods App 20060113624 - Wu; Ching-Yuan	2006-06-01
Self-aligned trench DMOS transistor structure and its manufacturing methods App 20060091452 - Wu; Ching-Yuan	2006-05-04
LOCOS Schottky barrier contact structure and its manufacturing method App 20060091493 - Wu; Ching-Yuan	2006-05-04
Self-aligned source structure of planar DMOS power transistor and its manufacturing methods Grant 6,992,353 - Wu January 31, 2	2006-01-31
Self-aligned planar DMOS transistor structure and its manufacturing methods Grant 6,965,146 - Wu November 15, 2	2005-11-15
Stack-gate flash cell structure having a high coupling ratio and its contactless flash memory arrays Grant 6,781,186 - Wu August 24, 2	2004-08-24
Methods of fabbricating a stack-gate non-volatile memory device and its contactless memory arrays Grant 6,746,918 - Wu June 8, 2	2004-06-08
Dual-bit floating-gate flash cell structure and its contactless flash memory arrays Grant 6,744,664 - Wu June 1, 2	2004-06-01
Self-aligned split-gate flash cell structure and its contactless flash memory arrays Grant 6,710,396 - Wu March 23, 2	2004-03-23
Transmission circuit and manufacture method for the same App 20040029344 - Tu, Chun-An ; et al.	2004-02-12
Methods of fabricating a stack-gate flash memory array Grant 6,689,658 - Wu February 10, 2	2004-02-10
Self-aligned split-gate flash memory cell and its contactless memory array Grant 6,667,510 - Wu December 23, 2	2003-12-23
Methods of fabbricating a stack-gate non-volatile memory device and its contactless memory arrays App 20030232472 - Wu, Ching-Yuan	2003-12-18
Methods of fabricating a semiconductor device structure for manufacturing high-density and high-performance integrated-circuits Grant 6,649,481 - Wu November 18, 2	2003-11-18
Method of fabricating trench isolation structures with extended buffer spacers Grant 6,624,016 - Wu September 23, 2	2003-09-23
Self-aligned split-gate flash memory cell and its contactless memory array App 20030156460 - Wu, Ching-Yuan	2003-08-21
Method of fabricating a scalable stacked-gate flash memory device and its high-density memory arrays Grant 6,605,506 - Wu August 12, 2	2003-08-12
Self-aligned split-gate flash memory cell and its contactless NOR-type memory array Grant 6,570,213 - Wu May 27, 2	2003-05-27
Self-aligned split-gate flash memory cell having an integrated source-side erase structure and its contactless flash memory arrays Grant 6,531,734 - Wu March 11, 2	2003-03-11
Scalable dual-bit flash memory cell and its contactless flash memory array Grant 6,462,375 - Wu October 8, 2	2002-10-08
Scaled stack-gate flash memory device Grant 6,462,372 - Wu October 8, 2	2002-10-08
Methods of fabricating a scalable split-gate flash memory device having embedded triple-sides erase cathodes Grant 6,420,232 - Wu July 16, 2	2002-07-16
Methods for fabricating scalable non-volatile semiconductor memory device with double-sides erase cathodes Grant 6,395,592 - Wu May 28, 2	2002-05-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.